RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

2007-12-02 Till Straumann <strauman@slac.stanford.edu>

Browse Source 
* irq/irq_init.c: added new args to openpic_init().
	This BSP probably needs them (8245 has an EPIC).
	I would be surprised if the PCI interrupts with the
	old code actually worked...
This commit is contained in:
Till Straumann
2007-12-02 21:39:17 +00:00
parent d7a2009a63
commit 80d2e60b30
2 changed files with 13 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
c/src/lib/libbsp/powerpc/ep1a/ChangeLog
View File

@@ -1,3 +1,10 @@
2007-12-02 Till Straumann <strauman@slac.stanford.edu>
* irq/irq_init.c: added new args to openpic_init().
This BSP probably needs them (8245 has an EPIC).
I would be surprised if the PCI interrupts with the
old code actually worked...
2007-11-30 Till Straumann <strauman@slac.stanford.edu>
* startup/bspstart.c: removed bsp_exceptions_in_RAM

7
c/src/lib/libbsp/powerpc/ep1a/irq/irq_init.c
View File

@@ -272,7 +272,12 @@ void BSP_rtems_irq_mng_init(unsigned cpuId)
#ifdef TRACE_IRQ_INIT
printk("Going to initialize openpic compliant device\n");
#endif
openpic_init(1, mcp750_openpic_initpolarities, mcp750_openpic_initsenses);
/* FIXME (t.s.): we should probably setup the EOI delay by
* passing a non-zero 'epic_freq' argument (frequency of the
* EPIC serial interface) but I don't know the value on this
* board (8245 SDRAM freq, IIRC)...
*/
openpic_init(1, mcp750_openpic_initpolarities, mcp750_openpic_initsenses, 0, 16, 0 /* epic_freq */);
#ifdef TRACE_IRQ_INIT
printk("Going to initialize the PCI/ISA bridge IRQ related setting (VIA 82C586)\n");