Files
binutils-gdb/opcodes
Matthieu Longo 84835d6288 aarch64: GICv5 PPI system registers
This patch adds support for PPI registers on AArch64, available via the
Generic Interrupt Controller v5 feature, and enabled via the +gcie flag.

- icc_ppi_cactiver[0,1]_el1
- icc_ppi_cpendr[0,1]_el1
- icc_ppi_enabler[0,1]_el1
- icc_ppi_hmr[0,1]_el1 (RO)
- icc_ppi_priorityr[0,15]_el1
- icc_ppi_sactiver[0,1]_el1
- icc_ppi_spendr[0,1]_el1

Also, the new system register 'icc_ppi_priorityr8_el1' clashed with the
encoding of 's3_0_c12_c15_0' used in a test for the generic syntax of
system registers using mrs and msr.
This patch replaces 's3_0_c12_c15_0' in the test by an unused encoding:
s3_7_c0_c15_0.
2025-10-06 17:56:26 +00:00
..
2025-08-08 11:41:58 +02:00
2025-09-23 19:42:43 +01:00
2025-07-13 08:35:45 +01:00
2025-08-07 22:14:49 +09:30
2025-01-14 10:30:40 +08:00
2025-06-13 13:46:30 +02:00
2025-10-06 13:31:30 +10:30
2025-07-09 09:35:07 +09:30
2025-07-09 09:35:07 +09:30