x86: further re-work insn/suffix recognition to also cover MOVSX

PR gas/29524

Having templates with a suffix explicitly present has always been
quirky. After prior adjustment all that's left to also eliminate the
anomaly from move-with-sign-extend is to consolidate the insn templates
and to make may_need_pass2() cope (plus extend testsuite coverage).
This commit is contained in:
Jan Beulich
2022-12-12 14:01:02 +01:00
parent 77a19f0e19
commit a28fedbc3f
11 changed files with 1081 additions and 957 deletions

View File

@@ -4860,7 +4860,11 @@ static INLINE bool may_need_pass2 (const insn_template *t)
{
return t->opcode_modifier.sse2avx
/* Note that all SSE2AVX templates have at least one operand. */
&& t->operand_types[t->operands - 1].bitfield.class == RegSIMD;
? t->operand_types[t->operands - 1].bitfield.class == RegSIMD
: (t->opcode_modifier.opcodespace == SPACE_0F
&& (t->base_opcode | 1) == 0xbf)
|| (t->opcode_modifier.opcodespace == SPACE_BASE
&& t->base_opcode == 0x63);
}
/* This is the guts of the machine-dependent assembler. LINE points to a

View File

@@ -73,6 +73,7 @@ if [gas_32_check] then {
run_dump_test "amd"
run_dump_test "katmai"
run_dump_test "jump"
run_dump_test "movs32"
run_dump_test "movz32"
run_dump_test "relax-1"
run_dump_test "relax-2"
@@ -820,6 +821,7 @@ if [gas_64_check] then {
run_dump_test "x86-64-segovr"
run_list_test "x86-64-inval-seg" "-al"
run_dump_test "x86-64-branch"
run_dump_test "movs64"
run_dump_test "movz64"
run_dump_test "x86-64-relax-1"
run_dump_test "svme64"

View File

@@ -0,0 +1,39 @@
.text
movs:
movsb %al,%ax
movsb (%eax),%ax
movsb %al,%eax
movsb (%eax),%eax
.ifdef x86_64
movsb %al,%rax
movsb (%rax),%rax
.endif
movsbw %al,%ax
movsbw (%eax),%ax
movsbl %al,%eax
movsbl (%eax),%eax
.ifdef x86_64
movsbq %al,%rax
movsbq (%rax),%rax
.endif
movsw %ax,%eax
movsw (%eax),%eax
.ifdef x86_64
movsw %ax,%rax
movsw (%rax),%rax
.endif
movswl %ax,%eax
movswl (%eax),%eax
.ifdef x86_64
movswq %ax,%rax
movswq (%rax),%rax
movsl %eax,%rax
movsl (%rax),%rax
movslq %eax,%rax
movslq (%rax),%rax
.endif

View File

@@ -0,0 +1,22 @@
#objdump: -dw
#source: movs.s
#name: x86 mov with sign-extend (32-bit object)
.*: +file format .*
Disassembly of section .text:
0+ <movs>:
[ ]*[a-f0-9]+: 66 0f be c0 * movsbw %al,%ax
[ ]*[a-f0-9]+: 66 0f be 00 * movsbw \(%eax\),%ax
[ ]*[a-f0-9]+: 0f be c0 * movsbl %al,%eax
[ ]*[a-f0-9]+: 0f be 00 * movsbl \(%eax\),%eax
[ ]*[a-f0-9]+: 66 0f be c0 * movsbw %al,%ax
[ ]*[a-f0-9]+: 66 0f be 00 * movsbw \(%eax\),%ax
[ ]*[a-f0-9]+: 0f be c0 * movsbl %al,%eax
[ ]*[a-f0-9]+: 0f be 00 * movsbl \(%eax\),%eax
[ ]*[a-f0-9]+: 0f bf c0 * movswl %ax,%eax
[ ]*[a-f0-9]+: 0f bf 00 * movswl \(%eax\),%eax
[ ]*[a-f0-9]+: 0f bf c0 * movswl %ax,%eax
[ ]*[a-f0-9]+: 0f bf 00 * movswl \(%eax\),%eax
#pass

View File

@@ -0,0 +1,30 @@
#objdump: -dw
#source: movs.s
#name: x86 mov with sign-extend (64-bit object)
.*: +file format .*
Disassembly of section .text:
0+ <movs>:
[ ]*[a-f0-9]+: 66 0f be c0 * movsbw %al,%ax
[ ]*[a-f0-9]+: 67 66 0f be 00 * movsbw \(%eax\),%ax
[ ]*[a-f0-9]+: 0f be c0 * movsbl %al,%eax
[ ]*[a-f0-9]+: 67 0f be 00 * movsbl \(%eax\),%eax
[ ]*[a-f0-9]+: 48 0f be c0 * movsbq %al,%rax
[ ]*[a-f0-9]+: 48 0f be 00 * movsbq \(%rax\),%rax
[ ]*[a-f0-9]+: 66 0f be c0 * movsbw %al,%ax
[ ]*[a-f0-9]+: 67 66 0f be 00 * movsbw \(%eax\),%ax
[ ]*[a-f0-9]+: 0f be c0 * movsbl %al,%eax
[ ]*[a-f0-9]+: 67 0f be 00 * movsbl \(%eax\),%eax
[ ]*[a-f0-9]+: 48 0f be c0 * movsbq %al,%rax
[ ]*[a-f0-9]+: 48 0f be 00 * movsbq \(%rax\),%rax
[ ]*[a-f0-9]+: 0f bf c0 * movswl %ax,%eax
[ ]*[a-f0-9]+: 67 0f bf 00 * movswl \(%eax\),%eax
[ ]*[a-f0-9]+: 48 0f bf c0 * movswq %ax,%rax
[ ]*[a-f0-9]+: 48 0f bf 00 * movswq \(%rax\),%rax
[ ]*[a-f0-9]+: 0f bf c0 * movswl %ax,%eax
[ ]*[a-f0-9]+: 67 0f bf 00 * movswl \(%eax\),%eax
[ ]*[a-f0-9]+: 48 0f bf c0 * movswq %ax,%rax
[ ]*[a-f0-9]+: 48 0f bf 00 * movswq \(%rax\),%rax
#pass

View File

@@ -41,11 +41,11 @@
[ ]*[1-9][0-9]*[ ]+movsb %ax, %cl
[ ]*[1-9][0-9]*[ ]+movsb %eax, %cl
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsb %al, %cx
[ ]*[1-9][0-9]* \?\?\?\? 0FBEC8[ ]+movsb %al, %cx
[ ]*[1-9][0-9]*[ ]+movsb %ax, %cx
[ ]*[1-9][0-9]*[ ]+movsb %eax, %cx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsb %al, %ecx
[ ]*[1-9][0-9]* \?\?\?\? 660FBEC8[ ]+movsb %al, %ecx
[ ]*[1-9][0-9]*[ ]+movsb %ax, %ecx
[ ]*[1-9][0-9]*[ ]+movsb %eax, %ecx
[ ]*[1-9][0-9]*[ ]*
@@ -82,7 +82,7 @@
[ ]*[1-9][0-9]*[ ]+movsw %eax, %cx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsw %al, %ecx
[ ]*[1-9][0-9]*[ ]+movsw %ax, %ecx
[ ]*[1-9][0-9]* \?\?\?\? 660FBFC8[ ]+movsw %ax, %ecx
[ ]*[1-9][0-9]*[ ]+movsw %eax, %ecx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movswl %al, %cl

View File

@@ -41,11 +41,11 @@
[ ]*[1-9][0-9]*[ ]+movsb %ax, %cl
[ ]*[1-9][0-9]*[ ]+movsb %eax, %cl
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsb %al, %cx
[ ]*[1-9][0-9]* \?\?\?\? 660FBEC8[ ]+movsb %al, %cx
[ ]*[1-9][0-9]*[ ]+movsb %ax, %cx
[ ]*[1-9][0-9]*[ ]+movsb %eax, %cx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsb %al, %ecx
[ ]*[1-9][0-9]* \?\?\?\? 0FBEC8[ ]+movsb %al, %ecx
[ ]*[1-9][0-9]*[ ]+movsb %ax, %ecx
[ ]*[1-9][0-9]*[ ]+movsb %eax, %ecx
[ ]*[1-9][0-9]*[ ]*
@@ -82,7 +82,7 @@
[ ]*[1-9][0-9]*[ ]+movsw %eax, %cx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsw %al, %ecx
[ ]*[1-9][0-9]*[ ]+movsw %ax, %ecx
[ ]*[1-9][0-9]* \?\?\?\? 0FBFC8[ ]+movsw %ax, %ecx
[ ]*[1-9][0-9]*[ ]+movsw %eax, %ecx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movswl %al, %cl

View File

@@ -106,17 +106,17 @@
[ ]*[1-9][0-9]*[ ]+movsb %eax, %cl
[ ]*[1-9][0-9]*[ ]+movsb %rax, %cl
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsb %al, %cx
[ ]*[1-9][0-9]* \?\?\?\? 660FBEC8[ ]+movsb %al, %cx
[ ]*[1-9][0-9]*[ ]+movsb %ax, %cx
[ ]*[1-9][0-9]*[ ]+movsb %eax, %cx
[ ]*[1-9][0-9]*[ ]+movsb %rax, %cx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsb %al, %ecx
[ ]*[1-9][0-9]* \?\?\?\? 0FBEC8[ ]+movsb %al, %ecx
[ ]*[1-9][0-9]*[ ]+movsb %ax, %ecx
[ ]*[1-9][0-9]*[ ]+movsb %eax, %ecx
[ ]*[1-9][0-9]*[ ]+movsb %rax, %ecx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsb %al, %rcx
[ ]*[1-9][0-9]* \?\?\?\? 480FBEC8[ ]+movsb %al, %rcx
[ ]*[1-9][0-9]*[ ]+movsb %ax, %rcx
[ ]*[1-9][0-9]*[ ]+movsb %eax, %rcx
[ ]*[1-9][0-9]*[ ]+movsb %rax, %rcx
@@ -192,12 +192,12 @@
[ ]*[1-9][0-9]*[ ]+movsw %rax, %cx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsw %al, %ecx
[ ]*[1-9][0-9]*[ ]+movsw %ax, %ecx
[ ]*[1-9][0-9]* \?\?\?\? 0FBFC8[ ]+movsw %ax, %ecx
[ ]*[1-9][0-9]*[ ]+movsw %eax, %ecx
[ ]*[1-9][0-9]*[ ]+movsw %rax, %ecx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsw %al, %rcx
[ ]*[1-9][0-9]*[ ]+movsw %ax, %rcx
[ ]*[1-9][0-9]* \?\?\?\? 480FBFC8[ ]+movsw %ax, %rcx
[ ]*[1-9][0-9]*[ ]+movsw %eax, %rcx
[ ]*[1-9][0-9]*[ ]+movsw %rax, %rcx
[ ]*[1-9][0-9]*[ ]*
@@ -241,6 +241,46 @@
[ ]*[1-9][0-9]*[ ]+movswq %eax, %rcx
[ ]*[1-9][0-9]*[ ]+movswq %rax, %rcx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsl %al, %cl
[ ]*[1-9][0-9]*[ ]+movsl %ax, %cl
[ ]*[1-9][0-9]*[ ]+movsl %eax, %cl
[ ]*[1-9][0-9]*[ ]+movsl %rax, %cl
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsl %al, %cx
[ ]*[1-9][0-9]*[ ]+movsl %ax, %cx
[ ]*[1-9][0-9]*[ ]+movsl %eax, %cx
[ ]*[1-9][0-9]*[ ]+movsl %rax, %cx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsl %al, %ecx
[ ]*[1-9][0-9]*[ ]+movsl %ax, %ecx
[ ]*[1-9][0-9]*[ ]+movsl %eax, %ecx
[ ]*[1-9][0-9]*[ ]+movsl %rax, %ecx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movsl %al, %rcx
[ ]*[1-9][0-9]*[ ]+movsl %ax, %rcx
[ ]*[1-9][0-9]* \?\?\?\? 4863C8[ ]+movsl %eax, %rcx
[ ]*[1-9][0-9]*[ ]+movsl %rax, %rcx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movslq %al, %cl
[ ]*[1-9][0-9]*[ ]+movslq %ax, %cl
[ ]*[1-9][0-9]*[ ]+movslq %eax, %cl
[ ]*[1-9][0-9]*[ ]+movslq %rax, %cl
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movslq %al, %cx
[ ]*[1-9][0-9]*[ ]+movslq %ax, %cx
[ ]*[1-9][0-9]*[ ]+movslq %eax, %cx
[ ]*[1-9][0-9]*[ ]+movslq %rax, %cx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movslq %al, %ecx
[ ]*[1-9][0-9]*[ ]+movslq %ax, %ecx
[ ]*[1-9][0-9]*[ ]+movslq %eax, %ecx
[ ]*[1-9][0-9]*[ ]+movslq %rax, %ecx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movslq %al, %rcx
[ ]*[1-9][0-9]*[ ]+movslq %ax, %rcx
[ ]*[1-9][0-9]* \?\?\?\? 4863C8[ ]+movslq %eax, %rcx
[ ]*[1-9][0-9]*[ ]+movslq %rax, %rcx
[ ]*[1-9][0-9]*[ ]*
[ ]*[1-9][0-9]*[ ]+movzx:
[ ]*[1-9][0-9]*[ ]+movzx %al, %cl
[ ]*[1-9][0-9]*[ ]+movzx %ax, %cl

View File

@@ -241,6 +241,46 @@ movsx:
movswq %eax, %rcx
movswq %rax, %rcx
movsl %al, %cl
movsl %ax, %cl
movsl %eax, %cl
movsl %rax, %cl
movsl %al, %cx
movsl %ax, %cx
movsl %eax, %cx
movsl %rax, %cx
movsl %al, %ecx
movsl %ax, %ecx
movsl %eax, %ecx
movsl %rax, %ecx
movsl %al, %rcx
movsl %ax, %rcx
movsl %eax, %rcx
movsl %rax, %rcx
movslq %al, %cl
movslq %ax, %cl
movslq %eax, %cl
movslq %rax, %cl
movslq %al, %cx
movslq %ax, %cx
movslq %eax, %cx
movslq %rax, %cx
movslq %al, %ecx
movslq %ax, %ecx
movslq %eax, %ecx
movslq %rax, %ecx
movslq %al, %rcx
movslq %ax, %rcx
movslq %eax, %rcx
movslq %rax, %rcx
movzx:
movzx %al, %cl
movzx %ax, %cl

View File

@@ -172,14 +172,9 @@ mov, 0xf24, None, Cpu386|CpuNo64, D|RegMem|IgnoreSize|No_bSuf|No_wSuf|No_sSuf|No
movbe, 0x0f38f0, None, CpuMovbe, D|Modrm|CheckRegSize|No_bSuf|No_sSuf, { Word|Dword|Qword|Unspecified|BaseIndex, Reg16|Reg32|Reg64 }
// Move with sign extend.
// "movsbl" & "movsbw" must not be unified into "movsb" to avoid
// conflict with the "movs" string move instruction.
movsbl, 0xfbe, None, Cpu386, Modrm|NoSuf, { Reg8|Byte|Unspecified|BaseIndex, Reg32 }
movsbw, 0xfbe, None, Cpu386, Modrm|NoSuf, { Reg8|Byte|Unspecified|BaseIndex, Reg16 }
movswl, 0xfbf, None, Cpu386, Modrm|NoSuf, { Reg16|Word|Unspecified|BaseIndex, Reg32 }
movsbq, 0xfbe, None, Cpu64, Modrm|NoSuf|Size64, { Reg8|Byte|Unspecified|BaseIndex, Reg64 }
movswq, 0xfbf, None, Cpu64, Modrm|NoSuf|Size64, { Reg16|Word|Unspecified|BaseIndex, Reg64 }
movslq, 0x63, None, Cpu64, Modrm|NoSuf|Size64, { Reg32|Dword|Unspecified|BaseIndex, Reg64 }
movsb, 0xfbe, None, Cpu386, Modrm|No_bSuf|No_sSuf, { Reg8|Unspecified|BaseIndex, Reg16|Reg32|Reg64 }
movsw, 0xfbf, None, Cpu386, Modrm|No_bSuf|No_wSuf|No_sSuf, { Reg16|Unspecified|BaseIndex, Reg32|Reg64 }
movsl, 0x63, None, Cpu64, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf, { Reg32|Unspecified|BaseIndex, Reg64 }
movsx, 0xfbe, None, Cpu386, W|Modrm|No_lSuf|No_sSuf|No_qSuf, { Reg8|Reg16|Unspecified|BaseIndex, Reg16|Reg32|Reg64 }
movsx, 0x63, None, Cpu64, Modrm|No_bSuf|No_wSuf|No_sSuf|No_qSuf, { Reg32|Unspecified|BaseIndex, Reg32|Reg64 }
movsxd, 0x63, None, Cpu64, Modrm|NoSuf, { Reg32|Unspecified|BaseIndex, Reg32|Reg64 }

File diff suppressed because it is too large Load Diff