RTOS/seL4
1
0
Fork 0
forked from Imagelibrary/seL4
Code Pull Requests Activity

riscv: disable clock sync test on boot

Browse Source 
Timer reads go via mmode on RISC-V, and the hifive board regularly fails
the clock sync test at boot because of that.

We could add a larger allowed delta, but the observed values so far are
up to 5us, so it is questionable what we then know after the test if we
do that. Disable for RISC-V instead.

Signed-off-by: Gerwin Klein <gerwin.klein@proofcraft.systems>
This commit is contained in:
Gerwin Klein
2025-02-26 15:09:34 +11:00
parent 475f0911fc
commit 478372b62d
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
include/kernel/boot.h
View File

@@ -138,7 +138,7 @@ static inline BOOT_CODE pptr_t it_alloc_paging(void)
/* return the amount of paging structures required to cover v_reg */
word_t arch_get_n_paging(v_region_t it_veg);
#if defined(CONFIG_DEBUG_BUILD) && defined(ENABLE_SMP_SUPPORT) && defined(CONFIG_KERNEL_MCS) && !defined(CONFIG_PLAT_QEMU_ARM_VIRT)
#if defined(CONFIG_DEBUG_BUILD) && defined(ENABLE_SMP_SUPPORT) && defined(CONFIG_KERNEL_MCS) && !defined(CONFIG_PLAT_QEMU_ARM_VIRT) && !defined(CONFIG_ARCH_RISCV)
/* Test whether clocks are synchronised across nodes */
#define ENABLE_SMP_CLOCK_SYNC_TEST_ON_BOOT
#endif