Martin Galvan
63e91fe689
ARM: Fix _ARMV4_Exception_fiq_default
...
In _ARMV4_Exception_fiq_default, set the F bit of the SPSR so that when
it gets loaded back to the CPSR in save_more_context it won't re-enable
the FIQs.
Tested on a TMS570LS3137.
2015-02-27 11:56:51 +01:00
..
2014-05-08 08:40:35 +02:00
2015-01-27 06:54:22 +01:00
2014-08-29 12:48:01 +10:00
2014-12-15 08:27:32 +01:00
2015-01-27 06:54:22 +01:00
2014-11-20 10:30:21 +01:00
2015-02-20 08:56:25 +01:00
2014-11-20 12:57:33 -06:00
2015-02-20 09:42:15 +01:00
2014-12-16 11:34:38 +01:00
2014-11-20 10:30:21 +01:00
2015-01-22 07:52:50 +01:00
2015-02-24 12:53:29 -05:00
2015-02-23 12:28:32 -05:00
2014-12-15 07:44:56 +01:00
2015-02-25 15:00:41 -05:00
2014-11-21 08:52:29 +01:00
2015-01-20 07:11:58 +01:00
2015-02-14 21:34:42 +01:00
2015-02-27 11:56:51 +01:00
2014-09-18 08:09:09 +02:00
2014-11-20 10:30:21 +01:00
2014-08-29 12:48:01 +10:00
2014-12-05 07:47:32 +01:00
2014-12-04 13:37:51 -05:00
2014-11-20 12:57:33 -06:00
2014-11-20 12:57:33 -06:00