Sebastian Huber
44c2d393bd
bsp/riscv: Fix inter-processor interrupts
...
The previous version worked only on a patched Qemu. Writes to mip are
illegal according to the The RISC-V Instruction Set Manual, Volume II:
Privileged Architecture, Privileged Architecture Version 1.10.
Update #3433 .
2018-07-27 15:06:55 +02:00
..
2018-07-25 10:07:42 +02:00
2018-06-27 08:58:16 +02:00
2018-06-27 08:58:16 +02:00
2018-07-25 10:07:42 +02:00
2018-07-25 10:07:44 +02:00
2018-06-27 08:58:16 +02:00
2018-06-27 08:58:16 +02:00
2018-06-27 08:58:16 +02:00
2018-07-24 13:00:56 +02:00
2018-06-27 08:58:16 +02:00
2018-06-27 08:58:16 +02:00
2018-04-26 07:17:57 +02:00
2018-06-27 08:58:16 +02:00
2018-07-25 10:07:42 +02:00
2018-07-27 15:06:55 +02:00
2018-06-27 08:58:16 +02:00
2018-06-27 08:58:16 +02:00
2018-07-25 10:07:42 +02:00
2018-06-27 08:58:16 +02:00
2018-06-27 08:58:16 +02:00
2018-07-11 15:23:43 -05:00
2018-04-24 08:04:52 +02:00