RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity
27,754 Commits 7 Branches 54 Tags
c69f236dd57a9e2a83c7704cf97f88ea55f07430
Commit Graph

13078 Commits

Author SHA1 Message Date
Sebastian Huber
42fe0d3fbb bsps/arm: L2C 310 avoid infinite loops 2014-11-25 16:08:16 +01:00
Sebastian Huber
55db0e52be bsp/ngmp: Use -muser-mode GCC option 
This option is necessary to use the latest GCC 4.8, 4.9 and 5.0
versions.
 2014-11-24 09:44:50 +01:00
Joel Sherrill
b46a31e0b8 leon2: include <rtems/ringbuf.h> not <ringbuf.h> 
close #2113
 2014-11-23 09:48:26 -06:00
Joel Sherrill
ff1c6130ed powerpc/haleakala: Fix warnings 2014-11-21 13:47:43 -06:00
Nigel Spon
502609c80d powerpc/haleakala: Add network driver 
close 1405
 2014-11-21 13:47:42 -06:00
Sebastian Huber
11925eef78 Delete or rename MIN/MAX macros and defines 
Include <sys/param.h> if necessary to get the MIN()/MAX() macros.
 2014-11-21 08:52:29 +01:00
Gedare Bloom
280f4ecc88 autotools: regenerate preinstall.am for pc386 2014-11-20 11:05:02 -05:00
Jan Dolezal
067da5c45d i386/pc386: VESA based frame buffer utilizing real mode interrupt 10h 2014-11-20 09:52:40 -05:00
Jan Dolezal
c5a74946ac i386/pc386/include: header files for VESA BIOS EXTENSIONS and VESA Extended Display Identification Data 2014-11-20 09:52:40 -05:00
Jan Dolezal
586c86c75a i386/shared/realmode_int: real mode interrupt interface 2014-11-20 09:52:39 -05:00
Jan Dolezal
74d2d94041 i386: global descriptor table manipulation functions 2014-11-20 09:52:39 -05:00
Jan Dolezal
d885b2b213 i386: GDTR manipulation functions parameters changed to use explicit width types 2014-11-20 09:52:39 -05:00
Jan Dolezal
ec494ffbfc i386/pc386: configurable size of descriptor tables 2014-11-20 09:52:38 -05:00
Sebastian Huber
50440c065e bsps/arm: Enable L2C for Cortex-A9 MPCore BSPs 2014-11-20 11:36:03 +01:00
Sebastian Huber
d1eb7b1707 bsps/arm: L2C 310 drop exclusive cache support 
Optimize locking.
 2014-11-20 10:30:28 +01:00
Sebastian Huber
5f4f828259 bsps/arm: L1 cache support changes 2014-11-20 10:30:28 +01:00
Sebastian Huber
e492e7f8d8 bsps/arm: L2C 310 compile-time errata 588369 2014-11-20 10:30:28 +01:00
Sebastian Huber
52d24b00db bsps/arm: L2C 310 compile-time errata 753970 2014-11-20 10:30:28 +01:00
Sebastian Huber
5574188670 bsps/arm: L2C 310 exclusive config is fatal 2014-11-20 10:30:28 +01:00
Sebastian Huber
d53de34428 bsps/arm: L2C 310 use l2c_310_* prefix throughout 2014-11-20 10:30:27 +01:00
Sebastian Huber
861d315aa0 bsps/arm: L2C 310 use L2C_310_* prefix throughout 2014-11-20 10:30:27 +01:00
Sebastian Huber
f2fed0c197 bsps/arm: L2C 310 add compile time checks 
Simplify initialization.  Replace some assert() with fatal errors.
 2014-11-20 10:30:27 +01:00
Sebastian Huber
13f1462ff4 bsps/arm: L2C 310 delete invalid link 2014-11-20 10:30:27 +01:00
Sebastian Huber
a9d6c2091b bsps/arm: L2C 310 simplify and remove white space 2014-11-20 10:30:27 +01:00
Sebastian Huber
957c07575a bsps/arm: L2C 310 rename BSP_ARM_L2CC_BASE 
Rename BSP_ARM_L2CC_BASE to BSP_ARM_L2C_310_BASE.
 2014-11-20 10:30:26 +01:00
Sebastian Huber
45a63ee8d6 bsp/xilinx-zynq: Add Cadence I2C bus driver 2014-11-20 10:30:20 +01:00
Sebastian Huber
bdf8fa76c2 bsp/xilinx-zynq: Add zync_clock_cpu_1x() 2014-11-20 10:30:20 +01:00
Sebastian Huber
234d5c408c bsp/xilinx-zynq: Rename BSP_ARM_A9MPCORE_UARTCLK 
Rename BSP_ARM_A9MPCORE_UARTCLK to ZYNQ_CLOCK_UART since this clock has
nothing to do with the Cortex-A9 MPCore.
 2014-11-20 10:30:20 +01:00
Sebastian Huber
8100e7117c bsp/xilinx-zynq: Adjust BSP_ARM_A9MPCORE_PERIPHCLK 2014-11-20 10:30:20 +01:00
Sebastian Huber
f0c564c5ae bsps/arm: Adjust stacks for ARMv4 
Reduce non-IRQ stacks to size zero.  All non-IRQ stacks overlap now the
IRQ stack.  This is all right since the SVC stack is used only during
startup and here interrupts are disabled.  The other exception stacks
lead to a system termination by default, so we can here also use the IRQ
stack since interrupts are disabled on exception entry.
 2014-11-20 08:54:10 +01:00
Alan Cudmore
96a9f4cb6d ARM removed shared/abort from several ARM BSPs 2014-11-20 08:54:10 +01:00
Joel Sherrill
a373dc3768 lpc23xx_tli800-testsuite.tcfg: Add dl02 2014-11-05 17:52:23 -06:00
Joel Sherrill
091c610808 lpc2362-testsuite.tcfg: Add dl02 2014-11-05 17:52:05 -06:00
Joel Sherrill
0b91cfbf51 lpc1768_mbed_ahb_ram_eth-testsuite.tcfg: Add a handful more tests 2014-11-05 17:51:43 -06:00
Joel Sherrill
f9e4139f55 lm3s3749-testsuite.tcfg: Add dl02 2014-11-05 15:31:36 -06:00
Joel Sherrill
8d74b80e26 lpc23xx_tli800-testsuite.tcfg: Add dl01 2014-11-04 15:05:08 -06:00
Joel Sherrill
6d84a9fff9 lpc2362-testsuite.tcfg: Add dl01 2014-11-04 15:04:46 -06:00
Joel Sherrill
a7812cdcea lpc1768_mbed_ahb_ram_eth-testsuite.tcfg: Add rbheap01 2014-11-04 15:04:28 -06:00
Joel Sherrill
643e7cb8a6 lm3s3749-testsuite.tcfg: Add dl01 2014-11-04 15:02:03 -06:00
Chris Johns
de5596b183 Regenerated preinstall.am file. 2014-11-04 13:02:03 +11:00
Ben Gras
53dd6d6130 BSP for several Beagle products 
Specifically the beagleboard, beagleboard xM, beaglebone, beaglebone black.

More info on these targets: http://www.beagleboard.org/

This commit forms a basic BSP by combining Claas's work with
    . new clock and irq code and definitions for
      beagle targets (beagleboard and beaglebones), mostly
      reused from the Minix codebase, thus making
      irqs, ticks and non-polled console mode work too
    . new timer code for ns timing with high timer resolution,
      24MHz on the AM335X and 13MHz on the DM37XX
    . select the console uart based on target at configure time
    . removing all the lpc32xx-specific macros and code and
      other unused code and definitions that the beagle bsp
      was based on
    . re-using some standard functions instead of lpc32xx versions
    . fixed some whitespace problem in preinstall.am
    . fixed some compile warnings
    . configure MMU: set 1MB sections directly in the TTBR,
  just to show the difference between cacheable RAM and
  non-cacheable device memory and invalid ranges; this lets us
  turn on caches and not rely on boot loader MMU configuration.
  Verified to work when MMU is initially either on or off when
  RTEMS gets control.

Thanks for testing, commentary, improvements and fixes to Chris Johns,
Brandon Matthews, Matt Carberry, Romain Bornet, AZ technology and others.

Signed-Off-By: Ben Gras <beng@shrike-systems.com>
 2014-11-03 14:19:47 -06:00
Claas Ziemke
7a669866ee Added BeagleBoard BSP 
Coding done in course of GSoC2012.

Commit edited to be brought up-to-date with mainline by
Ben Gras <beng@shrike-systems.com>.
 2014-11-03 14:19:47 -06:00
Ben Gras
b51842bb38 Add some generic ARM am335x and omap definitions 2014-11-03 14:19:47 -06:00
Joel Sherrill
def13373fa libcpu/bfin/clock/tod.h: Delete - missed on previous commits 2014-10-31 15:14:28 -05:00
Sebastian Huber
e08b0b917c bsp/mpc55xxevb: Fix flash settings for MPC5510 2014-10-31 07:49:45 +01:00
Chris Nott
513668f6f1 Added missing stm32f4xxxx_adc.h 2014-10-30 09:34:35 -05:00
Sebastian Huber
866a6fc013 bsps/sparc: Include right header file 2014-10-23 14:31:15 +02:00
Sebastian Huber
b4420323ae bsp/leon3: Fix LEON3_mp_irq definition 
Provide it also if RTEMS_MULTIPROCESSING is defined.
 2014-10-23 10:21:41 +02:00
Sebastian Huber
46dde0fcef bsps: Move extern "C" to not cover includes 
Some includes may use C++ and this conflicts if surrounded extern "C".
 2014-10-23 10:21:41 +02:00
Daniel Cederman
77a2226a16 bsp/sparc: Ensure that data cache snooping is enabled 
Check that data cache snooping exists and is enabled on all cores.
 2014-10-23 10:21:41 +02:00