RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity
34,879 Commits 7 Branches 54 Tags
255fe433fdc66f108fdea3dc27ceea3d810bb7ca
Commit Graph

34879 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Joel Sherrill
255fe433fd cpukit/: Scripted embedded brains header file clean up 
Updates #4625.
 2022-03-10 08:43:49 +01:00
Joel Sherrill
d836922525 libmisc/serdbg: Manual header clean up 
Updates #4625.
 2022-03-10 08:43:49 +01:00
Joel Sherrill
78af9249f3 telnetd.c: Manual cleanup of embedded brains File Headers 
This file's text looked different from others. Fixed by hand.

Updates #4625.
 2022-03-10 08:43:49 +01:00
Joel Sherrill
da7204301a testsuites/fstests/fsdosfsname01/create_files.cs: Convert to UNIX CR/LF. 
This file had a mix of both DOS and UNIX CR/LF.

Updates #4625.
 2022-03-10 08:43:49 +01:00
Joel Sherrill
951fa14a1e bsps/m68k/genmcf548x/README: Manual cleanup of embedded brains File Headers 
Updates #4625.
 2022-03-10 08:43:49 +01:00
Joel Sherrill
5fbb477952 testsuites/.../*doc: Manual cleanup of embedded brains File Headers 
There were not a lot of these and they did not match the patterns
of the C.

Updates #4625.
 2022-03-10 08:43:49 +01:00
Sebastian Huber
32f0f11a68 SMP: Fix start multitasking for some targets 
The previous SMP multitasking start assumed that the initial heir thread of a
processor starts execution in _Thread_Handler().  The _Thread_Handler() sets
the interrupt state explicitly by _ISR_Set_level() before it calls the thread
entry.  Under certain timing conditions, processors may perform an initial
context switch to a thread which already executes its thread body (see
smptests/smpstart01).  In this case, interrupts are disabled after the context
switch on targets which do not save/restore the interrupt state during a
context switch (aarch64, arm, and riscv).

Close #4627.
 2022-03-09 21:11:10 +01:00
Marcus Ritter
bafeff6095 bsp/altera-cyclone-v: fix the creation of reserved memory regions 2022-03-09 09:13:36 +01:00
Sebastian Huber
5fcc2caa10 score: Disable thread dispatching earlier 
Disable thread dispatching earlier on secondary processors.  This ensures that
fatal error and per-CPU job handlers are called with thread dispatching
disabled.  On the boot processor, the thread dispatching is already disabled by
_Thread_Dispatch_initialization().
 2022-03-08 19:29:09 +01:00
Sebastian Huber
b08ba92819 smptests/smpstart01: New test program 
Update #4627.
 2022-03-08 09:47:01 +01:00
Sebastian Huber
709dfd4907 mpci: Fix RTEMS_DEBUG support 2022-03-08 08:12:47 +01:00
Sebastian Huber
1b1ace7620 bsp/leon3: Fix warning 2022-03-08 08:12:47 +01:00
Sebastian Huber
cfeb3cbb68 bsp/leon3: Include missing header file 
The <leon.h> include was removed from <bsp.h> in commit
1577a48369.
 2022-03-08 08:12:47 +01:00
Joel Sherrill
f381e9bab2 cpukit/libblock: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
2dcc54f9c6 cpukit/ftpd: Change license to BSD-2 
Not all files could be changed.

Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
2fb29836b0 cpukit/include/adainclude: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
c0ec0b29e9 score/cpu/v850: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
ef32245bee score/cpu/sparc64: Change license to BSD-2 2022-02-28 10:28:05 -06:00
Joel Sherrill
e111974ab8 score/cpu/sparc: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
87076c94d2 score/cpu/powerpc: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
2ec78aaf4a score/cpu/or1k: Change license to BSD-2 2022-02-28 10:28:05 -06:00
Joel Sherrill
3ca8895f3a score/cpu/no_cpu: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
4b5e64ac04 score/cpu/nios2: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
bf10d5b912 score/cpu/mips: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
51366002f2 score/cpu/m68k: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
f42730ae7a score/cpu/i386: Change license to BSD-2 
sse_test.c was deliberarely NOT changed.

Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
e47a3b758f score/cpu/arm: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
bd2e898c9e sapi/src/*.c: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
46a16ada0c cpukit/include/rtems/posix/*.h: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
fee27716f0 posix/src/_execve.c: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
380fb9fb91 cpukit/posix/src/[p-z]*.c: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
0a645dadd5 cpukit/posix/src/[a-o]*.c: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
a2ed06e38f cpukit/include/rtems/rtems/*.h: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:05 -06:00
Joel Sherrill
b3b6d21e6f cpukit/rtems/src/[s-z]*.c: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:04 -06:00
Joel Sherrill
c4fb617030 cpukit/rtems/src/[a-r]*.c: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:04 -06:00
Joel Sherrill
7b85efb8c4 cpukit/include/rtems/score/[s-z]*.h: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:04 -06:00
Joel Sherrill
7ebce35902 cpukit/include/rtems/score/[a-r]*.h: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:04 -06:00
Joel Sherrill
2a1449c517 score/src/[t-z]*.c: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:04 -06:00
Joel Sherrill
4a0e418024 score/src/[n-s]*.c: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:04 -06:00
Joel Sherrill
ab02824417 score/src/[a-m]*.c: Change license to BSD-2 
Updates #3053.
 2022-02-28 10:28:04 -06:00
Sebastian Huber
a286d28695 powerpc: Use .machine any for some inline asm 2022-02-26 07:40:17 +01:00
Sebastian Huber
faaffbd913 riscv: Use zicsr architecture extension 
This is required for ISA 2.0 support, see chapter

"Zicsr", Control and Status Register (CSR) Instructions, Version 2.0

in

RISC-V Instruction Set Manual, Volume I: RISC-V User-Level ISA
 2022-02-25 20:38:20 +01:00
Sebastian Huber
4b09a4c7b8 bsps/riscv: Add missing include 2022-02-25 20:38:20 +01:00
Sebastian Huber
3cf618b398 bsps/riscv: Support .riscv.attributes 2022-02-25 15:34:06 +01:00
Sebastian Huber
8a640bf817 bsps/powerpc: Do no use Newlib internals 
The struct _reent::__sdidinit member was renamed in a recent Newlib.
 2022-02-25 15:34:06 +01:00
Joel Sherrill
4bc34704a1 cpukit/libblock: Clean up before license change 2022-02-23 16:30:46 -06:00
Joel Sherrill
cc9f4339e3 score/cpu/i386: Clean up file headers in prep for license change. 2022-02-23 16:30:46 -06:00
Joel Sherrill
1011484867 score/src/schedulersimple*.c: Replace found in found in with found in 
Updates #3053.
 2022-02-23 16:30:46 -06:00
Kinsey Moore
fa944c5eac spec/microblaze: Use configurable RAM size 
When committed, the MicroBlaze RAM size was hard-coded to 16MB. This
changes the default to 256MB and sets the KCU105 BSPs to 2GB since that
is what the board has on it.
 2022-02-23 12:33:55 -06:00
Kinsey Moore
3317d1e8f0 cpukit/libdebugger: Add MicroBlaze support 
Add MicroBlaze support for libdebugger. This uses only software break
type instructions to provide self-hosted GDB debugging support for
applications since internal control of debug hardware is not possible.

Also of note, this implementation for MicroBlaze would typically use the
brki instruction for software break, but instead uses an illegal opcode
to manage software breaks as exceptions. This is due to poor interaction
with the debug hardware where the debug hardware will intercept software
breaks instead of allowing the software break vector to execute.
 2022-02-23 08:35:45 -06:00