RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

Patch from Gerwin Pfab <pb@schenk.isar.de> to leave dispatching

Browse Source 
disabled on exit to ISR Thread dispatching.  This allows a
context switch to finish under high high interrupt rates.
This commit is contained in:
Joel Sherrill
1999-10-26 16:22:55 +00:00
parent 10c1befe7e
commit e54a7d33d2
2 changed files with 8 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
c/src/exec/score/cpu/i960/cpu_asm.S
View File

@@ -152,7 +152,6 @@ __ISR_Handler:
callx (g1) # invoke user ISR callx (g1) # invoke user ISR
st r4,__Thread_Dispatch_disable_level
# unnest multitasking # unnest multitasking
st r5,__ISR_Nest_level # one less ISR nest level st r5,__ISR_Nest_level # one less ISR nest level
cmpobne.f 0,r4,exit # If dispatch disabled, exit cmpobne.f 0,r4,exit # If dispatch disabled, exit
@@ -186,8 +185,10 @@ bframe: mov 0,g2
stt r4,(g3) # set _Isr_dispatch ret info stt r4,(g3) # set _Isr_dispatch ret info
st g1,16(g3) # set r4 = AC for ISR disp st g1,16(g3) # set r4 = AC for ISR disp
or 7,g3,pfp # pfp to _Isr_dispatch or 7,g3,pfp # pfp to _Isr_dispatch
flushreg
exit: mov r7,g14 # restore g14 b exit1
exit: st r4,__Thread_Dispatch_disable_level
exit1: mov r7,g14 # restore g14
movq r8,g0 # restore g0-g3 movq r8,g0 # restore g0-g3
movq r12,g4 # restore g4-g7 movq r12,g4 # restore g4-g7
ldq _ISR_reg_save, g8 # restore g8-g11 ldq _ISR_reg_save, g8 # restore g8-g11

7
cpukit/score/cpu/i960/cpu_asm.S
View File

@@ -152,7 +152,6 @@ __ISR_Handler:
callx (g1) # invoke user ISR callx (g1) # invoke user ISR
st r4,__Thread_Dispatch_disable_level
# unnest multitasking # unnest multitasking
st r5,__ISR_Nest_level # one less ISR nest level st r5,__ISR_Nest_level # one less ISR nest level
cmpobne.f 0,r4,exit # If dispatch disabled, exit cmpobne.f 0,r4,exit # If dispatch disabled, exit
@@ -186,8 +185,10 @@ bframe: mov 0,g2
stt r4,(g3) # set _Isr_dispatch ret info stt r4,(g3) # set _Isr_dispatch ret info
st g1,16(g3) # set r4 = AC for ISR disp st g1,16(g3) # set r4 = AC for ISR disp
or 7,g3,pfp # pfp to _Isr_dispatch or 7,g3,pfp # pfp to _Isr_dispatch
flushreg
exit: mov r7,g14 # restore g14 b exit1
exit: st r4,__Thread_Dispatch_disable_level
exit1: mov r7,g14 # restore g14
movq r8,g0 # restore g0-g3 movq r8,g0 # restore g0-g3
movq r12,g4 # restore g4-g7 movq r12,g4 # restore g4-g7
ldq _ISR_reg_save, g8 # restore g8-g11 ldq _ISR_reg_save, g8 # restore g8-g11