RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

2010-05-10 Joel Sherrill <joel.sherrilL@OARcorp.com>

Browse Source 
* context_init.c, context_switch.S, cpu.c: Now builds multilib. R8C
	paths produce warnings for now.
This commit is contained in:
Joel Sherrill
2010-05-10 20:08:50 +00:00
parent 91197a9806
commit 65636918c8
4 changed files with 31 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
cpukit/score/cpu/m32c/ChangeLog
View File

@@ -1,3 +1,8 @@
2010-05-10 Joel Sherrill <joel.sherrilL@OARcorp.com>
* context_init.c, context_switch.S, cpu.c: Now builds multilib. R8C
paths produce warnings for now.
2010-04-25 Joel Sherrill <joel.sherrilL@OARcorp.com>
* context_init.c: Eliminate warnings.

14
cpukit/score/cpu/m32c/context_init.c
View File

@@ -31,8 +31,13 @@ typedef struct {
uint16_t zero;
} Starting_Frame;
#define _get_sb( _sb ) \
asm volatile( "stc sb, %0" : "=r" (_sb))
#if defined(__r8c_cpu__)
#warning "_get_sb: not implemented on R8C"
#define _get_sb( _sb )
#else
#define _get_sb( _sb ) \
asm volatile( "stc sb, %0" : "=r" (_sb))
#endif
void _CPU_Context_Initialize(
Context_Control *the_context,
@@ -63,11 +68,14 @@ void _CPU_Context_Initialize(
frame->a1 =0xa1a2a3a4;
frame->r0r2 = 0;
frame->r1r3 = 0;
#if defined(__r8c_cpu__)
#warning "not implemented on R8C"
#else
frame->frameLow = (uint16_t) (((uint32_t)frame) & 0xffff);
frame->frameHigh = (uint16_t) (((uint32_t)frame >> 16) & 0xffff);
frame->startLow = (uint16_t) (((uint32_t)entry_point) & 0xffff);
frame->startHigh = (uint16_t) (((uint32_t)entry_point >> 16) & 0xffff);
#endif
the_context->sp = (uintptr_t)frame;
the_context->fb = (uintptr_t)&frame->frameLow;
}

8
cpukit/score/cpu/m32c/context_switch.S
View File

@@ -31,6 +31,9 @@ __CPU_Context_switch:
pushc flg
pushc sb
#if defined(__r8c_cpu__)
#warning "not implemented on R8C"
#else
mov.l ARG_EXECUTING[fb],a0 ; a0 = executing
stc fb,a1
mov.l a1,CTXT_FB[a0] ; save fb
@@ -44,6 +47,7 @@ restore:
ldc a1,sp ; restore sp
mov.l CTXT_FB[a0],a1
ldc a1,fb ; restore fb
#endif
popc sb
popc flg
popm a0,a1,r0,r1,r2,r3
@@ -56,5 +60,9 @@ restore:
.type __CPU_Context_Restart_self, @function
__CPU_Context_Restart_self:
enter #0
#if defined(__r8c_cpu__)
#warning "__CPU_Context_Restart_self: not implemented on R8C"
#else
mov.l ARG_RESTART[fb],a0 ; a0 = heir
jmp.s restore
#endif

8
cpukit/score/cpu/m32c/cpu.c
View File

@@ -32,7 +32,9 @@
void _CPU_Initialize(void)
{
asm volatile( "ldc #__var_vects,intb" );
#if !defined(__r8c_cpu__)
asm volatile( "ldc #__var_vects,intb" );
#endif
}
/*
@@ -70,7 +72,11 @@ void _CPU_ISR_install_raw_handler(
* This is where we install the interrupt handler into the "raw" interrupt
* table used by the CPU to dispatch interrupt handlers.
*/
#if defined(__r8c_cpu__)
#warning "_CPU_ISR_install_raw_handler not implemented on R8C"
#else
_set_var_vect(new_handler,vector);
#endif
}
/*PAGE