RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

smptests/smpcache01: Enable interrupts before waiting for other CPUs

Browse Source 
Otherwise there is a risk that a CPU misses a cache manager message
from another CPU and the test hangs.
This commit is contained in:
Daniel Cederman
2015-04-22 09:22:27 +02:00
committed by Sebastian Huber
parent d3802bb5d7
commit 3641320161
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
testsuites/smptests/smpcache01/init.c
View File

@@ -120,12 +120,12 @@ static void test_func_isrdisabled_test( size_t set_size, cpu_set_t *cpu_set,
_SMP_Multicast_action( set_size, cpu_set, test_cache_message, &ctx );
_ISR_Enable_without_giant( isr_level );
_SMP_barrier_Wait( &ctx.barrier, bs, rtems_get_processor_count() );
rtems_test_assert( ctx.count[rtems_get_current_processor()] ==
rtems_get_processor_count() );
_ISR_Enable_without_giant( isr_level );
}
static void test_func_giant_taken_test( size_t set_size, cpu_set_t *cpu_set,