RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

score: Enhance _SMP_barrier_Wait()

Browse Source 
Indicate which processor released the barrier.  Similar to
pthread_barrier_wait().
This commit is contained in:
Sebastian Huber
2016-10-11 14:42:55 +02:00
parent 282de10828
commit 271690eb88
2 changed files with 11 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
cpukit/score/include/rtems/score/smpbarrier.h
View File

@@ -106,8 +106,11 @@ static inline void _SMP_barrier_State_initialize(
* @param[in, out] control The SMP barrier control.
* @param[in, out] state The SMP barrier per-thread state.
* @param[in] count The thread count bound to rendezvous.
*
* @retval true This processor performed the barrier release.
* @retval false Otherwise.
*/
void _SMP_barrier_Wait(
bool _SMP_barrier_Wait(
SMP_barrier_Control *control,
SMP_barrier_State *state,
unsigned int count

8
cpukit/score/src/smpbarrierwait.c
View File

@@ -18,7 +18,7 @@
#include <rtems/score/smpbarrier.h>
void _SMP_barrier_Wait(
bool _SMP_barrier_Wait(
SMP_barrier_Control *control,
SMP_barrier_State *state,
unsigned int count
@@ -26,6 +26,7 @@ void _SMP_barrier_Wait(
{
unsigned int sense = ~state->sense;
unsigned int previous_value;
bool performed_release;
state->sense = sense;
@@ -38,11 +39,16 @@ void _SMP_barrier_Wait(
if ( previous_value + 1U == count ) {
_Atomic_Store_uint( &control->value, 0U, ATOMIC_ORDER_RELAXED );
_Atomic_Store_uint( &control->sense, sense, ATOMIC_ORDER_RELEASE );
performed_release = true;
} else {
while (
_Atomic_Load_uint( &control->sense, ATOMIC_ORDER_ACQUIRE ) != sense
) {
/* Wait */
}
performed_release = false;
}
return performed_release;
}