forked from Imagelibrary/rtems
score: Remove _CPU_Initialize_vectors()
This CPU port macro was not used. Since the _ISR_Vector_table[] is statically allocated, CPU ports could initialize this table in _CPU_Initialize() if necessary. Remove _CPU_Initialize_vectors() to simplify the CPU port interface.
This commit is contained in:
@@ -307,15 +307,6 @@ typedef struct {
|
|||||||
*/
|
*/
|
||||||
/**@{**/
|
/**@{**/
|
||||||
|
|
||||||
/**
|
|
||||||
* Support routine to initialize the RTEMS vector table after it is allocated.
|
|
||||||
*
|
|
||||||
* Port Specific Information:
|
|
||||||
*
|
|
||||||
* XXX document implementation including references if appropriate
|
|
||||||
*/
|
|
||||||
#define _CPU_Initialize_vectors()
|
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* Disable all interrupts for an RTEMS critical section. The previous
|
* Disable all interrupts for an RTEMS critical section. The previous
|
||||||
* level is returned in @a _isr_cookie.
|
* level is returned in @a _isr_cookie.
|
||||||
|
|||||||
@@ -414,15 +414,6 @@ extern Context_Control_fp _CPU_Null_fp_context;
|
|||||||
*/
|
*/
|
||||||
/**@{**/
|
/**@{**/
|
||||||
|
|
||||||
/**
|
|
||||||
* Support routine to initialize the RTEMS vector table after it is allocated.
|
|
||||||
*
|
|
||||||
* Port Specific Information:
|
|
||||||
*
|
|
||||||
* XXX document implementation including references if appropriate
|
|
||||||
*/
|
|
||||||
#define _CPU_Initialize_vectors()
|
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* Disable all interrupts for an RTEMS critical section. The previous
|
* Disable all interrupts for an RTEMS critical section. The previous
|
||||||
* level is returned in @a _isr_cookie.
|
* level is returned in @a _isr_cookie.
|
||||||
|
|||||||
@@ -350,15 +350,12 @@ extern void* _VBR;
|
|||||||
* ISR handler macros
|
* ISR handler macros
|
||||||
*
|
*
|
||||||
* These macros perform the following functions:
|
* These macros perform the following functions:
|
||||||
* + initialize the RTEMS vector table
|
|
||||||
* + disable all maskable CPU interrupts
|
* + disable all maskable CPU interrupts
|
||||||
* + restore previous interrupt level (enable)
|
* + restore previous interrupt level (enable)
|
||||||
* + temporarily restore interrupts (flash)
|
* + temporarily restore interrupts (flash)
|
||||||
* + set a particular level
|
* + set a particular level
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#define _CPU_Initialize_vectors()
|
|
||||||
|
|
||||||
#define _CPU_ISR_Disable( _level ) \
|
#define _CPU_ISR_Disable( _level ) \
|
||||||
m68k_disable_interrupts( _level )
|
m68k_disable_interrupts( _level )
|
||||||
|
|
||||||
|
|||||||
@@ -255,11 +255,6 @@ typedef struct {
|
|||||||
* ISR handler macros
|
* ISR handler macros
|
||||||
*/
|
*/
|
||||||
|
|
||||||
/*
|
|
||||||
* Support routine to initialize the RTEMS vector table after it is allocated.
|
|
||||||
*/
|
|
||||||
#define _CPU_Initialize_vectors()
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Disable all interrupts for an RTEMS critical section. The previous
|
* Disable all interrupts for an RTEMS critical section. The previous
|
||||||
* level is returned in _level.
|
* level is returned in _level.
|
||||||
|
|||||||
@@ -172,8 +172,6 @@ typedef struct {
|
|||||||
uint32_t ipending;
|
uint32_t ipending;
|
||||||
} CPU_Exception_frame;
|
} CPU_Exception_frame;
|
||||||
|
|
||||||
#define _CPU_Initialize_vectors()
|
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* @brief Macro to disable interrupts.
|
* @brief Macro to disable interrupts.
|
||||||
*
|
*
|
||||||
|
|||||||
@@ -615,17 +615,6 @@ extern Context_Control_fp _CPU_Null_fp_context;
|
|||||||
* ISR handler macros
|
* ISR handler macros
|
||||||
*/
|
*/
|
||||||
|
|
||||||
/**
|
|
||||||
* @addtogroup RTEMSScoreCPUExampleInterrupt
|
|
||||||
*
|
|
||||||
* Support routine to initialize the RTEMS vector table after it is allocated.
|
|
||||||
*
|
|
||||||
* Port Specific Information:
|
|
||||||
*
|
|
||||||
* XXX document implementation including references if appropriate
|
|
||||||
*/
|
|
||||||
#define _CPU_Initialize_vectors()
|
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* @addtogroup RTEMSScoreCPUExampleInterrupt
|
* @addtogroup RTEMSScoreCPUExampleInterrupt
|
||||||
*
|
*
|
||||||
|
|||||||
@@ -243,16 +243,6 @@ typedef Context_Control CPU_Interrupt_frame;
|
|||||||
|
|
||||||
/* ISR handler macros */
|
/* ISR handler macros */
|
||||||
|
|
||||||
/*
|
|
||||||
* Support routine to initialize the RTEMS vector table after it is allocated.
|
|
||||||
*
|
|
||||||
* NO_CPU Specific Information:
|
|
||||||
*
|
|
||||||
* XXX document implementation including references if appropriate
|
|
||||||
*/
|
|
||||||
|
|
||||||
#define _CPU_Initialize_vectors()
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Disable all interrupts for an RTEMS critical section. The previous
|
* Disable all interrupts for an RTEMS critical section. The previous
|
||||||
* level is returned in _level.
|
* level is returned in _level.
|
||||||
|
|||||||
@@ -147,8 +147,6 @@ typedef struct {
|
|||||||
|
|
||||||
#define CPU_PROVIDES_ISR_IS_IN_PROGRESS FALSE
|
#define CPU_PROVIDES_ISR_IS_IN_PROGRESS FALSE
|
||||||
|
|
||||||
#define _CPU_Initialize_vectors()
|
|
||||||
|
|
||||||
static inline uint32_t riscv_interrupt_disable( void )
|
static inline uint32_t riscv_interrupt_disable( void )
|
||||||
{
|
{
|
||||||
unsigned long mstatus;
|
unsigned long mstatus;
|
||||||
|
|||||||
@@ -366,14 +366,6 @@ void CPU_delay( uint32_t microseconds );
|
|||||||
* ISR handler macros
|
* ISR handler macros
|
||||||
*/
|
*/
|
||||||
|
|
||||||
/*
|
|
||||||
* Support routine to initialize the RTEMS vector table after it is allocated.
|
|
||||||
*
|
|
||||||
* SH Specific Information: NONE
|
|
||||||
*/
|
|
||||||
|
|
||||||
#define _CPU_Initialize_vectors()
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Disable all interrupts for an RTEMS critical section. The previous
|
* Disable all interrupts for an RTEMS critical section. The previous
|
||||||
* level is returned in _level.
|
* level is returned in _level.
|
||||||
|
|||||||
@@ -747,11 +747,6 @@ extern const CPU_Trap_table_entry _CPU_Trap_slot_template;
|
|||||||
* ISR handler macros
|
* ISR handler macros
|
||||||
*/
|
*/
|
||||||
|
|
||||||
/**
|
|
||||||
* Support routine to initialize the RTEMS vector table after it is allocated.
|
|
||||||
*/
|
|
||||||
#define _CPU_Initialize_vectors()
|
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* Disable all interrupts for a critical section. The previous
|
* Disable all interrupts for a critical section. The previous
|
||||||
* level is returned in _level.
|
* level is returned in _level.
|
||||||
|
|||||||
@@ -651,12 +651,6 @@ extern const CPU_Trap_table_entry _CPU_Trap_slot_template;
|
|||||||
* ISR handler macros
|
* ISR handler macros
|
||||||
*/
|
*/
|
||||||
|
|
||||||
/*
|
|
||||||
* Support routine to initialize the RTEMS vector table after it is allocated.
|
|
||||||
*/
|
|
||||||
|
|
||||||
#define _CPU_Initialize_vectors()
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Disable all interrupts for a critical section. The previous
|
* Disable all interrupts for a critical section. The previous
|
||||||
* level is returned in _level.
|
* level is returned in _level.
|
||||||
|
|||||||
@@ -155,8 +155,6 @@ typedef struct {
|
|||||||
|
|
||||||
#ifndef ASM
|
#ifndef ASM
|
||||||
|
|
||||||
#define _CPU_Initialize_vectors()
|
|
||||||
|
|
||||||
#define _CPU_ISR_Enable(_level) \
|
#define _CPU_ISR_Enable(_level) \
|
||||||
{ \
|
{ \
|
||||||
amd64_enable_interrupts(); \
|
amd64_enable_interrupts(); \
|
||||||
|
|||||||
@@ -44,10 +44,6 @@ void _ISR_Handler_initialization( void )
|
|||||||
|
|
||||||
_ISR_Nest_level = 0;
|
_ISR_Nest_level = 0;
|
||||||
|
|
||||||
#if (CPU_SIMPLE_VECTORED_INTERRUPTS == TRUE)
|
|
||||||
_CPU_Initialize_vectors();
|
|
||||||
#endif
|
|
||||||
|
|
||||||
stack_size = rtems_configuration_get_interrupt_stack_size();
|
stack_size = rtems_configuration_get_interrupt_stack_size();
|
||||||
cpu_max = rtems_configuration_get_maximum_processors();
|
cpu_max = rtems_configuration_get_maximum_processors();
|
||||||
stack_low = _ISR_Stack_area_begin;
|
stack_low = _ISR_Stack_area_begin;
|
||||||
|
|||||||
Reference in New Issue
Block a user