RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

2002-11-01 Joel Sherrill <joel@OARcorp.com>

Browse Source 
* cpu.c: Currently only the mpc8260 BSP supports interrupt nesting.
	NOTE: These needs to be generalized as the patch is applied to other
	BSPs.
This commit is contained in:
Joel Sherrill
2002-11-01 21:55:52 +00:00
parent 3d1c0aa2d7
commit 18a1f5a9f9
4 changed files with 28 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
c/src/lib/libbsp/powerpc/support/new_exception_processing/ChangeLog
View File

@@ -1,3 +1,9 @@
2002-11-01 Joel Sherrill <joel@OARcorp.com>
* cpu.c: Currently only the mpc8260 BSP supports interrupt nesting.
NOTE: These needs to be generalized as the patch is applied to other
BSPs.
2002-10-21 Ralf Corsepius <corsepiu@faw.uni-ulm.de> 2002-10-21 Ralf Corsepius <corsepiu@faw.uni-ulm.de>
* .cvsignore: Reformat. * .cvsignore: Reformat.

8
c/src/lib/libbsp/powerpc/support/new_exception_processing/cpu.c
View File

@@ -130,11 +130,19 @@ void _CPU_Install_interrupt_stack( void )
boolean _ISR_Is_in_progress( void ) boolean _ISR_Is_in_progress( void )
{ {
/*
* Until the patch on PR288 is in all new exception BSPs, this is
* the safest thing to do.
*/
#ifdef mpc8260
return (_ISR_Nest_level != 0);
#else
register unsigned int isr_nesting_level; register unsigned int isr_nesting_level;
/* /*
* Move from special purpose register 0 (mfspr SPRG0, r3) * Move from special purpose register 0 (mfspr SPRG0, r3)
*/ */
asm volatile ("mfspr %0, 272" : "=r" (isr_nesting_level)); asm volatile ("mfspr %0, 272" : "=r" (isr_nesting_level));
return isr_nesting_level; return isr_nesting_level;
#endif
} }

6
c/src/lib/libcpu/powerpc/new-exceptions/ChangeLog
View File

@@ -1,3 +1,9 @@
2002-11-01 Joel Sherrill <joel@OARcorp.com>
* cpu.c: Currently only the mpc8260 BSP supports interrupt nesting.
NOTE: These needs to be generalized as the patch is applied to other
BSPs.
2002-10-21 Ralf Corsepius <corsepiu@faw.uni-ulm.de> 2002-10-21 Ralf Corsepius <corsepiu@faw.uni-ulm.de>
* .cvsignore: Reformat. * .cvsignore: Reformat.

8
c/src/lib/libcpu/powerpc/new-exceptions/cpu.c
View File

@@ -130,11 +130,19 @@ void _CPU_Install_interrupt_stack( void )
boolean _ISR_Is_in_progress( void ) boolean _ISR_Is_in_progress( void )
{ {
/*
* Until the patch on PR288 is in all new exception BSPs, this is
* the safest thing to do.
*/
#ifdef mpc8260
return (_ISR_Nest_level != 0);
#else
register unsigned int isr_nesting_level; register unsigned int isr_nesting_level;
/* /*
* Move from special purpose register 0 (mfspr SPRG0, r3) * Move from special purpose register 0 (mfspr SPRG0, r3)
*/ */
asm volatile ("mfspr %0, 272" : "=r" (isr_nesting_level)); asm volatile ("mfspr %0, 272" : "=r" (isr_nesting_level));
return isr_nesting_level; return isr_nesting_level;
#endif
} }