Sebastian Huber
a398909dc2
bsps/arm: Fix SMP start
...
Skip the data cache initialization if we are a secondary processor.
The bug was introduced by e164df5e33 and
did not show up in tests using Qemu since the data cache behaviour is
not emulated.
2021-07-09 10:43:10 +02:00
..
2021-06-29 11:42:06 -05:00
2021-07-09 10:43:10 +02:00
2021-05-02 18:41:21 +02:00
2021-06-24 11:36:27 +02:00
2021-06-29 15:34:16 -05:00
2021-06-24 11:36:27 +02:00
2021-07-01 13:01:30 -06:00
2021-06-24 11:36:27 +02:00
2021-05-02 18:41:21 +02:00
2021-05-02 18:41:21 +02:00
2021-01-28 06:28:33 +01:00
2021-06-24 11:35:49 +02:00
2021-06-24 11:36:27 +02:00
2021-06-24 11:36:27 +02:00
2021-05-02 18:41:21 +02:00
2021-06-30 16:28:52 +02:00
2021-07-01 16:43:35 +02:00
2021-05-02 18:41:21 +02:00
2021-05-02 18:41:21 +02:00
2021-06-24 11:36:27 +02:00
2021-06-23 13:20:38 -06:00