mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2026-04-05 10:09:54 +00:00
Fix HPRE macro in cfgr register: original spanned bits 4–15, accidentally overwriting APB1/APB2 prescaler bits (10–15). Corrected range to 4–7, matching hardware specification.