Imagelibrary/rtems
1
0
Fork 1
mirror of https://gitlab.rtems.org/rtems/rtos/rtems.git synced 2025-12-24 21:37:11 +00:00
Code Issues Packages Projects Releases Wiki Activity

x86_64: Fix ISR handler macros

Browse Source 
Modify the ISR handler macros for the x86_64 arch to follow the behavior
expected of them
This commit is contained in:
Matheus Pecoraro
2024-06-13 15:45:58 -03:00
committed by Amar Takhar
parent e46135290a
commit dd882e1291
1 changed files with 9 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
cpukit/score/cpu/x86_64/include/rtems/score/cpu.h
View File

@@ -170,29 +170,28 @@ extern Context_Control_fp _CPU_Null_fp_context;
#define _CPU_ISR_Enable(_level) \
{ \
amd64_enable_interrupts(); \
_level = 0; \
(void) _level; /* Prevent -Wunused-but-set-variable */ \
if (_level == 0) { \
amd64_enable_interrupts(); \
} \
}
#define _CPU_ISR_Disable(_level) \
{ \
amd64_enable_interrupts(); \
_level = 1; \
(void) _level; /* Prevent -Wunused-but-set-variable */ \
_level = _CPU_ISR_Get_level(); \
amd64_disable_interrupts(); \
}
#define _CPU_ISR_Flash(_level) \
{ \
amd64_enable_interrupts(); \
if (_level == 0) { \
amd64_enable_interrupts(); \
} \
amd64_disable_interrupts(); \
_level = 1; \
(void) _level; /* Prevent -Wunused-but-set-variable */ \
}
static inline bool _CPU_ISR_Is_enabled(uint32_t level)
{
return (level & EFLAGS_INTR_ENABLE) != 0;
return level == 0;
}
static inline void _CPU_ISR_Set_level(uint32_t new_level)