Imagelibrary/rtems
1
0
Fork 1
mirror of https://gitlab.rtems.org/rtems/rtos/rtems.git synced 2025-12-05 15:15:44 +00:00
Code Issues Packages Projects Releases Wiki Activity

2009-10-15 Ralf Corsépius <ralf.corsepius@rtems.org>

Browse Source 
* make/custom/erc32.cfg: New (relocated from /make/custom).
	* make/custom/sis.cfg: New (relocated from /make/custom).
This commit is contained in:
Ralf Corsepius
2009-10-15 04:28:52 +00:00
parent c37c70e27d
commit 7b4b259feb
3 changed files with 33 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
c/src/lib/libbsp/sparc/erc32/ChangeLog
View File

@@ -1,3 +1,8 @@
2009-10-15 Ralf Corsépius <ralf.corsepius@rtems.org>
* make/custom/erc32.cfg: New (relocated from /make/custom).
* make/custom/sis.cfg: New (relocated from /make/custom).
2009-09-15 Ralf Corsépius <ralf.corsepius@rtems.org>
* configure.ac: Remove RTEMS_BSP_BOOTCARD_OPTIONS.

21
c/src/lib/libbsp/sparc/erc32/make/custom/erc32.cfg Normal file
View File

@@ -0,0 +1,21 @@
#
# Config file for the European Space Agency ERC32
# a V7 SPARC processor derived from the Cypress 601/602 set.
#
# $Id$
#
include $(RTEMS_ROOT)/make/custom/default.cfg
RTEMS_CPU=sparc
RTEMS_CPU_MODEL=erc32
# This is the actual bsp directory used during the build process.
RTEMS_BSP_FAMILY=erc32
# This contains the compiler options necessary to select the CPU model
# and (hopefully) optimize for it.
CPU_CFLAGS = -mcpu=cypress
# optimize flag: typically -O2
CFLAGS_OPTIMIZE_V = -O2 -g

7
c/src/lib/libbsp/sparc/erc32/make/custom/sis.cfg Normal file
View File

@@ -0,0 +1,7 @@
#
# Configuration file for the SPARC/ERC32 Simulator SIS
#
# $Id$
#
include $(RTEMS_ROOT)/make/custom/erc32.cfg