mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2025-12-26 06:08:20 +00:00
2001-05-14 Till Straumann <strauman@slac.stanford.edu>
* rtems/powerpc/registers.h, rtems/score/ppc.h: Per PR213, add support for the MPC74000 (AKA G4); there is no AltiVec support yet, however.
This commit is contained in:
@@ -1,3 +1,8 @@
|
||||
2001-05-14 Till Straumann <strauman@slac.stanford.edu>
|
||||
|
||||
* rtems/powerpc/registers.h, rtems/score/ppc.h: Per PR213, add
|
||||
support for the MPC74000 (AKA G4); there is no AltiVec support yet,
|
||||
however.
|
||||
2002-04-30 Ralf Corsepius <corsepiu@faw.uni-ulm.de>
|
||||
|
||||
* rtems/score/ppc.h: Remove rtems_multilib.
|
||||
|
||||
@@ -64,6 +64,7 @@ extern "C" {
|
||||
#define HID0_ICFI (1<<11) /* Instruction Cache Flash Invalidate */
|
||||
#define HID0_DCI (1<<10) /* Data Cache Invalidate */
|
||||
#define HID0_SIED (1<<7) /* Serial Instruction Execution [Disable] */
|
||||
#define HID0_BTIC (1<<5) /* Branch Target Instruction Cache [Enable] */
|
||||
#define HID0_BHTE (1<<2) /* Branch History Table Enable */
|
||||
#define HID0_BTCD (1<<1) /* Branch target cache disable */
|
||||
|
||||
|
||||
@@ -268,6 +268,14 @@ extern "C" {
|
||||
#define PPC_I_CACHE 16384
|
||||
#define PPC_D_CACHE 16384
|
||||
|
||||
#elif defined(mpc7400)
|
||||
|
||||
#define CPU_MODEL_NAME "PowerPC 7400"
|
||||
|
||||
#define PPC_ALIGNMENT 8
|
||||
#define PPC_I_CACHE 32768
|
||||
#define PPC_D_CACHE 32768
|
||||
|
||||
#elif defined(mpc8260)
|
||||
/*
|
||||
* Added by Andy Dachs <a.dachs@sstl.co.uk> 23/11/2000
|
||||
|
||||
@@ -1,3 +1,8 @@
|
||||
2001-05-14 Till Straumann <strauman@slac.stanford.edu>
|
||||
|
||||
* rtems/powerpc/registers.h, rtems/score/ppc.h: Per PR213, add
|
||||
support for the MPC74000 (AKA G4); there is no AltiVec support yet,
|
||||
however.
|
||||
2002-04-30 Ralf Corsepius <corsepiu@faw.uni-ulm.de>
|
||||
|
||||
* rtems/score/ppc.h: Remove rtems_multilib.
|
||||
|
||||
@@ -64,6 +64,7 @@ extern "C" {
|
||||
#define HID0_ICFI (1<<11) /* Instruction Cache Flash Invalidate */
|
||||
#define HID0_DCI (1<<10) /* Data Cache Invalidate */
|
||||
#define HID0_SIED (1<<7) /* Serial Instruction Execution [Disable] */
|
||||
#define HID0_BTIC (1<<5) /* Branch Target Instruction Cache [Enable] */
|
||||
#define HID0_BHTE (1<<2) /* Branch History Table Enable */
|
||||
#define HID0_BTCD (1<<1) /* Branch target cache disable */
|
||||
|
||||
|
||||
@@ -268,6 +268,14 @@ extern "C" {
|
||||
#define PPC_I_CACHE 16384
|
||||
#define PPC_D_CACHE 16384
|
||||
|
||||
#elif defined(mpc7400)
|
||||
|
||||
#define CPU_MODEL_NAME "PowerPC 7400"
|
||||
|
||||
#define PPC_ALIGNMENT 8
|
||||
#define PPC_I_CACHE 32768
|
||||
#define PPC_D_CACHE 32768
|
||||
|
||||
#elif defined(mpc8260)
|
||||
/*
|
||||
* Added by Andy Dachs <a.dachs@sstl.co.uk> 23/11/2000
|
||||
|
||||
Reference in New Issue
Block a user