Imagelibrary/rtems
1
0
Fork 1
mirror of https://gitlab.rtems.org/rtems/rtos/rtems.git synced 2025-12-27 06:58:19 +00:00
Code Issues Packages Projects Releases Wiki Activity

* shared/startup/probeMemEnd.c: added paranoia to inline

Browse Source 
assembly code; added 'memory' clobbers and made sure
	any registers modified by the 'asm' appear in the output
	operands.
This commit is contained in:
Till Straumann
2006-07-12 23:39:48 +00:00
parent c632f6471c
commit 689429f8d6
2 changed files with 18 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
c/src/lib/libbsp/powerpc/ChangeLog
View File

@@ -1,4 +1,11 @@
2006-06-19 Till Straumann <strauman@slac.stanford.edu>
2006-07-12 Till Straumann <strauman@slac.stanford.edu>
* shared/startup/probeMemEnd.c: added paranoia to inline
assembly code; added 'memory' clobbers and made sure
any registers modified by the 'asm' appear in the output
operands.
2006-07-12 Till Straumann <strauman@slac.stanford.edu>
* shared/startup/panic.c: Fixed compiler warnings.

17
c/src/lib/libbsp/powerpc/shared/startup/probeMemEnd.c
View File

@@ -49,6 +49,8 @@ extern uint32_t __rtems_end[];
void __here_s_the_real_end();
#define SWITCH_MSR(msr) \
do { \
register uint32_t __rr; \
asm volatile( \
" mtsrr1 %0 \n" \
" bl 1f \n" \
@@ -58,10 +60,11 @@ void __here_s_the_real_end();
" sync \n" \
" rfi \n" \
"1: \n" \
: \
:"b"(msr) \
:"lr" \
)
:"=b&"(__rr) \
:"0"(msr) \
:"lr","memory" \
); \
} while (0)
SPR_RW(L2CR)
SPR_RW(L3CR)
@@ -116,7 +119,7 @@ register uint32_t v, x;
x = 1<<(31-19);
v = doLock ? v | x : v & ~x;
_write_HID0(v);
asm volatile("sync");
asm volatile("sync":::"memory");
return 0;
}
@@ -160,7 +163,7 @@ register uint32_t flags;
*probe = tag;
/* make sure it's written out */
asm volatile ("sync");
asm volatile ("sync":::"memory");
/* try to read back */
if ( tag != *probe ) {
@@ -169,7 +172,7 @@ register uint32_t flags;
/* restore */
*probe = scratch;
/* make sure the icache is not contaminated */
asm volatile ("sync; icbi 0, %0"::"r"(probe));
asm volatile ("sync; icbi 0, %0"::"r"(probe):"memory");
}
SWITCH_MSR(flags);