mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2025-11-16 12:34:45 +00:00
2003-09-18 Ralf Corsepius <corsepiu@faw.uni-ulm.de>
* shared/cache/cache.c (m68030): fix prototype mismatch of _CPU_cache_flush_entire_data.
This commit is contained in:
@@ -1,3 +1,8 @@
|
|||||||
|
2003-09-18 Ralf Corsepius <corsepiu@faw.uni-ulm.de>
|
||||||
|
|
||||||
|
* shared/cache/cache.c (m68030): fix prototype mismatch of
|
||||||
|
_CPU_cache_flush_entire_data.
|
||||||
|
|
||||||
2003-09-04 Joel Sherrill <joel@OARcorp.com>
|
2003-09-04 Joel Sherrill <joel@OARcorp.com>
|
||||||
|
|
||||||
* shared/misc/m68kidle.c: URL for license changed.
|
* shared/misc/m68kidle.c: URL for license changed.
|
||||||
|
|||||||
2
c/src/lib/libcpu/m68k/shared/cache/cache.c
vendored
2
c/src/lib/libcpu/m68k/shared/cache/cache.c
vendored
@@ -53,7 +53,7 @@
|
|||||||
/* Only the mc68030 has a data cache; it is writethrough only. */
|
/* Only the mc68030 has a data cache; it is writethrough only. */
|
||||||
|
|
||||||
void _CPU_cache_flush_1_data_line ( const void * d_addr ) {}
|
void _CPU_cache_flush_1_data_line ( const void * d_addr ) {}
|
||||||
void _CPU_cache_flush_entire_data ( const void * d_addr ) {}
|
void _CPU_cache_flush_entire_data ( void ) {}
|
||||||
|
|
||||||
void _CPU_cache_invalidate_1_data_line (
|
void _CPU_cache_invalidate_1_data_line (
|
||||||
const void * d_addr )
|
const void * d_addr )
|
||||||
|
|||||||
Reference in New Issue
Block a user