Imagelibrary/rtems
1
0
Fork 1
mirror of https://gitlab.rtems.org/rtems/rtos/rtems.git synced 2025-12-26 14:18:20 +00:00
Code Issues Packages Projects Releases Wiki Activity

powerpc/motorola_powerpc: Add cache coherent memory to the allocator

Browse Source 
Updates #4245
Updates #4243
This commit is contained in:
Chris Johns
2021-02-15 12:27:14 -10:00
parent 23aad642be
commit 026eb3db7e
1 changed files with 6 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
bsps/powerpc/motorola_powerpc/start/bspstart.c
View File

@@ -44,6 +44,9 @@ extern void set_L2CR(unsigned);
extern Triv121PgTbl BSP_pgtbl_setup(unsigned int *);
extern void BSP_pgtbl_activate(Triv121PgTbl);
#define PPC_MIN_BAT_SIZE (128 * 1024)
static char cc_memory[PPC_MIN_BAT_SIZE] RTEMS_ALIGNED(PPC_MIN_BAT_SIZE);
SPR_RW(SPRG1)
#if defined(DEBUG_BATS)
@@ -351,6 +354,9 @@ static void bsp_early( void )
setdbat(3, 0, 0, 0, 0);
}
setdbat(3, (intptr_t) &cc_memory[0], (intptr_t) &cc_memory[0], PPC_MIN_BAT_SIZE, IO_PAGE);
rtems_cache_coherent_add_area(&cc_memory[0], PPC_MIN_BAT_SIZE);
#if defined(DEBUG_BATS)
ShowBATS();
#endif