Files
rt-thread/components/drivers
GuEe-GUI 335a1242b0 [dm][clk] refactoring the CLK framework
The old CLK is can't link all hardware clock cell in system that the
API of layout such as 'set_parent' can't work as expected.

Some hareware clock cell need some flags to prevent some dangerous behaviors, eg:
When a clock cell is link to the PMU, the SoC will power-down if the cell is
disable.

The new CLK can do it, and make the CLK drivers implemented easier from
TRM/DataSheet.

Signed-off-by: GuEe-GUI <2991707448@qq.com>
2025-12-12 13:33:28 +08:00
..
2024-12-13 10:39:20 +08:00
2025-12-04 15:55:33 +08:00
2025-12-09 21:04:16 +08:00
2025-12-03 21:47:49 +08:00
2025-12-04 16:00:13 +08:00
2025-12-10 16:58:10 +08:00
2025-12-09 13:58:43 +08:00
2025-12-07 22:58:09 +08:00
2025-12-08 17:06:12 +08:00
2025-12-10 17:04:23 +08:00
2025-12-11 11:05:47 +08:00
2025-12-08 17:00:08 +08:00
2025-12-09 14:33:31 +08:00
2025-12-10 16:53:09 +08:00
2025-12-10 16:53:09 +08:00
2025-12-02 21:37:42 +08:00
2025-12-11 11:08:33 +08:00
2013-01-08 22:40:58 +08:00