GuEe-GUI
357c9b7b5a
[dm][pin][pinctrl] add new driver
...
1. ARM PL061 GPIO
2. Single Pinctrl
Signed-off-by: GuEe-GUI <2991707448@qq.com >
2025-12-10 16:53:09 +08:00
GuEe-GUI
b5ea9220be
[dm][pin] fixup the DM Kconfig import in DM mode only
...
Signed-off-by: GuEe-GUI <2991707448@qq.com >
2025-12-10 16:53:09 +08:00
GuEe-GUI
6c0753cb8f
[dm][pinctrl] new interface for 'pin_gpio_request'
...
Some GPIO should apply GPIO mode by pinctrl, add `pin_ctrl_gpio_request`
for GPIO driver to apply it auto.
Signed-off-by: GuEe-GUI <2991707448@qq.com >
2025-12-10 16:53:09 +08:00
GuEe-GUI
f506076281
[DM] Replace spinlock static init by RT_DEFINE_SPINLOCK
...
Signed-off-by: GuEe-GUI <2991707448@qq.com >
2025-02-11 14:58:18 +08:00
GuEe-GUI
8c0a6c934b
[DM/FEATURE] Support import SoC PIN config
...
Signed-off-by: GuEe-GUI <2991707448@qq.com >
2024-12-02 21:15:17 +08:00
GuEe-GUI
e3340eca34
[DM/FEATURE] Support virtual pin
...
1. There is only one GPIO device in System.
2. For Pin API input is pin number
3. Add sets pin debounce time API.
So we need a virtual pin for multi gpio chip.
Signed-off-by: GuEe-GUI <2991707448@qq.com >
2024-12-02 21:15:17 +08:00
GuEe-GUI
16608279db
[DM/FIXUP] Fixup pin propname check
...
Signed-off-by: GuEe-GUI <2991707448@qq.com >
2024-12-02 21:15:17 +08:00
GuEe-GUI
7c59bb01ed
[DM/FIXUP] Fixup pin flags get from OFW
...
Only check HIGH or LOW
Signed-off-by: GuEe-GUI <2991707448@qq.com >
2024-12-02 21:15:17 +08:00
GuEe-GUI
aa30e9804a
[DM/FIXUP] Fixup pin depend auto
...
Signed-off-by: GuEe-GUI <2991707448@qq.com >
2024-12-02 21:15:17 +08:00
CXSforHPU
416ec66380
[device] add dev_ prefix for file names
2024-08-23 18:15:09 -04:00
geniusgogo
99245a1a8f
fix pin ofw variable init.
2024-03-29 21:48:31 +08:00
kk
2549b82bd6
[pin] pin_read/write rt_uint8_t to rt_ssize_t
2024-03-23 14:50:31 -04:00
zms123456
97c5edf947
[component][drivers]add pinctrl/pin-irqchip ( #8383 )
2024-02-29 22:27:27 +08:00
