Files
binutils-gdb/opcodes
Kito Cheng b416fe873e RISC-V: Fix assembler for c.li, c.andi and c.addiw
- They can accept 0 in imm field

 2017-03-14  Kito Cheng  <kito.cheng@gmail.com>

       * riscv-opc.c (riscv_opcodes> <c.li>: Use the 'o' immediate encoding.
       <c.andi>: Likewise.
       <c.addiw> Likewise.
2017-03-15 07:47:52 -07:00
..
2017-02-15 12:02:28 +01:00
2017-01-02 13:55:05 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-03 16:02:36 +00:00
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30