Files
binutils-gdb/binutils/testsuite/binutils-all
Nick Clifton 6ef35c04df Fix verilog output when the width is > 1.
PR 25202
bfd	* bfd.c (VerilogDataEndianness): New variable.
	(verilog_write_record): Use VerilogDataEndianness, if set, to
	choose the endianness of the output.
	(verilog_write_section): Adjust the address by the data width.

binutils* objcopy.c (copy_object): Set VerilogDataEndianness to the
	endianness of the input file.
	(copy_main): Verifiy the value set by the --verilog-data-width
	option.
	* testsuite/binutils-all/objcopy.exp: Add tests of the new behaviour.
	* testsuite/binutils-all/verilog-I4.hex: New file.
2022-12-01 13:09:26 +00:00
..
2020-06-30 08:56:14 -07:00
2020-11-20 14:06:14 +00:00
2020-08-14 21:29:57 +09:30
2022-05-18 13:15:22 +01:00
2022-05-18 13:15:22 +01:00
2022-11-04 16:47:43 -07:00
2021-02-17 16:57:59 +10:30
2021-02-17 16:57:59 +10:30
2021-02-17 16:57:59 +10:30
2020-08-28 17:23:24 +08:00