Tsukasa OI b9593cb705 sim/riscv: Complete tidying up with SBREAK ...

This commit removes SBREAK-related references on the simulator as it's
renamed to EBREAK in 2016 (the RISC-V ISA, version 2.1).

sim/ChangeLog:

	* riscv/sim-main.c (execute_i): Use "ebreak" instead of "sbreak".

2022-09-05 09:42:06 +01:00

..

aclocal.m4

…

ChangeLog-2021

…

configure

sim: gdbinit: hoist setup to common code

2022-02-21 13:57:33 -05:00

configure.ac

…

interp.c

Automatic Copyright Year update after running gdb/copyright.py

2022-01-01 19:13:23 +04:00

machs.c

Automatic Copyright Year update after running gdb/copyright.py

2022-01-01 19:13:23 +04:00

machs.h

Automatic Copyright Year update after running gdb/copyright.py

2022-01-01 19:13:23 +04:00

Makefile.in

Automatic Copyright Year update after running gdb/copyright.py

2022-01-01 19:13:23 +04:00

model_list.def

…

sim-main.c

sim/riscv: Complete tidying up with SBREAK

2022-09-05 09:42:06 +01:00

sim-main.h

Automatic Copyright Year update after running gdb/copyright.py

2022-01-01 19:13:23 +04:00