Toolchain/binutils-gdb
1
0
Fork 0
forked from Imagelibrary/binutils-gdb
Code Pull Requests Activity

Add AArch64 SVE to NEWS and GDB manual

Browse Source 
gdb/
	* NEWS: Add SVE to 8.2 section.

gdb/doc/
	* doc/gdb.texinfo (AArch64 SVE): New subsubsection.
This commit is contained in:
Alan Hayward
2018-08-22 09:17:24 +01:00
parent 59fed45e9b
commit 694b0fb308
4 changed files with 27 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
gdb/ChangeLog
View File

@@ -1,3 +1,7 @@
2018-08-21 Alan Hayward <alan.hayward@arm.com>
* NEWS: Add SVE to 8.2 section.
2018-08-16 Tom Tromey <tom@tromey.com> 2018-08-16 Tom Tromey <tom@tromey.com>
* top.c (read_command_file): Update. * top.c (read_command_file): Update.

3
gdb/NEWS
View File

@@ -34,6 +34,9 @@
* C expressions can now use _Alignof, and C++ expressions can now use * C expressions can now use _Alignof, and C++ expressions can now use
alignof. alignof.
* Support for SVE on AArch64 Linux. Note that GDB does not detect changes to
the vector length while the process is running.
* New commands * New commands
set debug fbsd-nat set debug fbsd-nat

4
gdb/doc/ChangeLog
View File

@@ -1,3 +1,7 @@
2018-08-21 Alan Hayward <alan.hayward@arm.com>
* gdb.texinfo (AArch64 SVE): New subsubsection.
2018-07-02 Maciej W. Rozycki <macro@mips.com> 2018-07-02 Maciej W. Rozycki <macro@mips.com>
PR tdep/8282 PR tdep/8282

16
gdb/doc/gdb.texinfo
View File

@@ -23190,6 +23190,22 @@ Show whether AArch64 debugging messages are displayed.
@end table @end table
@subsubsection AArch64 SVE.
@cindex AArch64 SVE.
When @value{GDBN} is debugging the AArch64 architecture, if the Scalable Vector
Extension (SVE) is present, then @value{GDBN} will provide the vector registers
@code{$z0} through @code{$z31}, vector predicate registers @code{$p0} through
@code{$p15}, and the @code{$ffr} register. In addition, the pseudo register
@code{$vg} will be provided. This is the vector granule for the current thread
and represents the number of 64-bit chunks in an SVE @code{z} register.
If the vector length changes, then the @code{$vg} register will be updated,
but the lengths of the @code{z} and @code{p} registers will not change. This
is a known limitation of @value{GDBN} and does not affect the execution of the
target process.
@node i386 @node i386
@subsection x86 Architecture-specific Issues @subsection x86 Architecture-specific Issues