From 672c5e953ed4e664acab6e01b058f0e1e2e033c3 Mon Sep 17 00:00:00 2001
From: TiejunZhou <50469179+TiejunMS@users.noreply.github.com>
Date: Wed, 19 Apr 2023 17:56:09 +0800
Subject: [PATCH] Release ARMv7-A architecture ports and add tx_user.h to GNU
port assembly files (#250)
* Release ARMv7-A architecture ports
* Add tx_user.h to GNU port assembly files
* Update GitHub action to perform check for Cortex-A ports
---
.github/workflows/ports_arch_check.yml | 30 +-
.../ac6/src/tx_thread_context_restore.S | 8 +-
.../ac6/src/tx_thread_context_save.S | 8 +-
.../ac6/src/tx_thread_fiq_context_restore.S | 8 +-
.../ac6/src/tx_thread_fiq_context_save.S | 8 +-
.../ac6/src/tx_thread_fiq_nesting_end.S | 8 +-
.../ac6/src/tx_thread_fiq_nesting_start.S | 8 +-
.../ac6/src/tx_thread_interrupt_control.S | 8 +-
.../ac6/src/tx_thread_interrupt_disable.S | 8 +-
.../ac6/src/tx_thread_interrupt_restore.S | 8 +-
.../ac6/src/tx_thread_irq_nesting_end.S | 8 +-
.../ac6/src/tx_thread_irq_nesting_start.S | 8 +-
ports/cortex_a12/ac6/src/tx_thread_schedule.S | 8 +-
.../ac6/src/tx_thread_stack_build.S | 9 +-
.../ac6/src/tx_thread_system_return.S | 8 +-
.../ac6/src/tx_thread_vectored_context_save.S | 8 +-
ports/cortex_a12/ac6/src/tx_timer_interrupt.S | 8 +-
.../example_build/tx_initialize_low_level.S | 8 +-
.../gnu/src/tx_thread_context_restore.S | 6 +-
.../gnu/src/tx_thread_context_save.S | 6 +-
.../gnu/src/tx_thread_fiq_context_restore.S | 6 +-
.../gnu/src/tx_thread_fiq_context_save.S | 6 +-
.../gnu/src/tx_thread_fiq_nesting_end.S | 6 +-
.../gnu/src/tx_thread_fiq_nesting_start.S | 6 +-
.../gnu/src/tx_thread_interrupt_control.S | 6 +-
.../gnu/src/tx_thread_interrupt_disable.S | 6 +-
.../gnu/src/tx_thread_interrupt_restore.S | 6 +-
.../gnu/src/tx_thread_irq_nesting_end.S | 6 +-
.../gnu/src/tx_thread_irq_nesting_start.S | 6 +-
ports/cortex_a12/gnu/src/tx_thread_schedule.S | 6 +-
.../gnu/src/tx_thread_stack_build.S | 6 +-
.../gnu/src/tx_thread_system_return.S | 6 +-
.../gnu/src/tx_thread_vectored_context_save.S | 6 +-
ports/cortex_a12/gnu/src/tx_timer_interrupt.S | 6 +-
.../ac6/src/tx_thread_context_restore.S | 8 +-
.../ac6/src/tx_thread_context_save.S | 8 +-
.../ac6/src/tx_thread_fiq_context_restore.S | 8 +-
.../ac6/src/tx_thread_fiq_context_save.S | 8 +-
.../ac6/src/tx_thread_fiq_nesting_end.S | 8 +-
.../ac6/src/tx_thread_fiq_nesting_start.S | 8 +-
.../ac6/src/tx_thread_interrupt_control.S | 8 +-
.../ac6/src/tx_thread_interrupt_disable.S | 8 +-
.../ac6/src/tx_thread_interrupt_restore.S | 8 +-
.../ac6/src/tx_thread_irq_nesting_end.S | 8 +-
.../ac6/src/tx_thread_irq_nesting_start.S | 8 +-
ports/cortex_a15/ac6/src/tx_thread_schedule.S | 8 +-
.../ac6/src/tx_thread_stack_build.S | 9 +-
.../ac6/src/tx_thread_system_return.S | 8 +-
.../ac6/src/tx_thread_vectored_context_save.S | 8 +-
ports/cortex_a15/ac6/src/tx_timer_interrupt.S | 8 +-
.../example_build/tx_initialize_low_level.S | 8 +-
.../gnu/src/tx_thread_context_restore.S | 6 +-
.../gnu/src/tx_thread_context_save.S | 6 +-
.../gnu/src/tx_thread_fiq_context_restore.S | 6 +-
.../gnu/src/tx_thread_fiq_context_save.S | 6 +-
.../gnu/src/tx_thread_fiq_nesting_end.S | 6 +-
.../gnu/src/tx_thread_fiq_nesting_start.S | 6 +-
.../gnu/src/tx_thread_interrupt_control.S | 6 +-
.../gnu/src/tx_thread_interrupt_disable.S | 6 +-
.../gnu/src/tx_thread_interrupt_restore.S | 6 +-
.../gnu/src/tx_thread_irq_nesting_end.S | 6 +-
.../gnu/src/tx_thread_irq_nesting_start.S | 6 +-
ports/cortex_a15/gnu/src/tx_thread_schedule.S | 6 +-
.../gnu/src/tx_thread_stack_build.S | 6 +-
.../gnu/src/tx_thread_system_return.S | 6 +-
.../gnu/src/tx_thread_vectored_context_save.S | 6 +-
ports/cortex_a15/gnu/src/tx_timer_interrupt.S | 6 +-
.../ac6/src/tx_thread_context_restore.S | 8 +-
.../ac6/src/tx_thread_context_save.S | 8 +-
.../ac6/src/tx_thread_fiq_context_restore.S | 8 +-
.../ac6/src/tx_thread_fiq_context_save.S | 8 +-
.../ac6/src/tx_thread_fiq_nesting_end.S | 8 +-
.../ac6/src/tx_thread_fiq_nesting_start.S | 8 +-
.../ac6/src/tx_thread_interrupt_control.S | 8 +-
.../ac6/src/tx_thread_interrupt_disable.S | 8 +-
.../ac6/src/tx_thread_interrupt_restore.S | 8 +-
.../ac6/src/tx_thread_irq_nesting_end.S | 8 +-
.../ac6/src/tx_thread_irq_nesting_start.S | 8 +-
ports/cortex_a17/ac6/src/tx_thread_schedule.S | 8 +-
.../ac6/src/tx_thread_stack_build.S | 9 +-
.../ac6/src/tx_thread_system_return.S | 8 +-
.../ac6/src/tx_thread_vectored_context_save.S | 8 +-
ports/cortex_a17/ac6/src/tx_timer_interrupt.S | 8 +-
.../example_build/tx_initialize_low_level.S | 8 +-
.../gnu/src/tx_thread_context_restore.S | 6 +-
.../gnu/src/tx_thread_context_save.S | 6 +-
.../gnu/src/tx_thread_fiq_context_restore.S | 6 +-
.../gnu/src/tx_thread_fiq_context_save.S | 6 +-
.../gnu/src/tx_thread_fiq_nesting_end.S | 6 +-
.../gnu/src/tx_thread_fiq_nesting_start.S | 6 +-
.../gnu/src/tx_thread_interrupt_control.S | 6 +-
.../gnu/src/tx_thread_interrupt_disable.S | 6 +-
.../gnu/src/tx_thread_interrupt_restore.S | 6 +-
.../gnu/src/tx_thread_irq_nesting_end.S | 6 +-
.../gnu/src/tx_thread_irq_nesting_start.S | 6 +-
ports/cortex_a17/gnu/src/tx_thread_schedule.S | 6 +-
.../gnu/src/tx_thread_stack_build.S | 6 +-
.../gnu/src/tx_thread_system_return.S | 6 +-
.../gnu/src/tx_thread_vectored_context_save.S | 6 +-
ports/cortex_a17/gnu/src/tx_timer_interrupt.S | 6 +-
.../cortex_a5/ac6/example_build/tx/.cproject | 4 +-
.../ac6/src/tx_thread_context_restore.S | 8 +-
.../ac6/src/tx_thread_context_save.S | 8 +-
.../ac6/src/tx_thread_fiq_context_restore.S | 8 +-
.../ac6/src/tx_thread_fiq_context_save.S | 8 +-
.../ac6/src/tx_thread_fiq_nesting_end.S | 8 +-
.../ac6/src/tx_thread_fiq_nesting_start.S | 8 +-
.../ac6/src/tx_thread_interrupt_control.S | 8 +-
.../ac6/src/tx_thread_interrupt_disable.S | 8 +-
.../ac6/src/tx_thread_interrupt_restore.S | 8 +-
.../ac6/src/tx_thread_irq_nesting_end.S | 8 +-
.../ac6/src/tx_thread_irq_nesting_start.S | 8 +-
ports/cortex_a5/ac6/src/tx_thread_schedule.S | 8 +-
.../cortex_a5/ac6/src/tx_thread_stack_build.S | 9 +-
.../ac6/src/tx_thread_system_return.S | 8 +-
.../ac6/src/tx_thread_vectored_context_save.S | 8 +-
ports/cortex_a5/ac6/src/tx_timer_interrupt.S | 8 +-
.../example_build/tx_initialize_low_level.S | 8 +-
.../gnu/src/tx_thread_context_restore.S | 6 +-
.../gnu/src/tx_thread_context_save.S | 6 +-
.../gnu/src/tx_thread_fiq_context_restore.S | 6 +-
.../gnu/src/tx_thread_fiq_context_save.S | 6 +-
.../gnu/src/tx_thread_fiq_nesting_end.S | 6 +-
.../gnu/src/tx_thread_fiq_nesting_start.S | 6 +-
.../gnu/src/tx_thread_interrupt_control.S | 6 +-
.../gnu/src/tx_thread_interrupt_disable.S | 6 +-
.../gnu/src/tx_thread_interrupt_restore.S | 6 +-
.../gnu/src/tx_thread_irq_nesting_end.S | 6 +-
.../gnu/src/tx_thread_irq_nesting_start.S | 6 +-
ports/cortex_a5/gnu/src/tx_thread_schedule.S | 6 +-
.../cortex_a5/gnu/src/tx_thread_stack_build.S | 6 +-
.../gnu/src/tx_thread_system_return.S | 6 +-
.../gnu/src/tx_thread_vectored_context_save.S | 6 +-
ports/cortex_a5/gnu/src/tx_timer_interrupt.S | 6 +-
.../ac6/src/tx_thread_context_restore.S | 8 +-
.../ac6/src/tx_thread_context_save.S | 8 +-
.../ac6/src/tx_thread_fiq_context_restore.S | 8 +-
.../ac6/src/tx_thread_fiq_context_save.S | 8 +-
.../ac6/src/tx_thread_fiq_nesting_end.S | 8 +-
.../ac6/src/tx_thread_fiq_nesting_start.S | 8 +-
.../ac6/src/tx_thread_interrupt_control.S | 8 +-
.../ac6/src/tx_thread_interrupt_disable.S | 8 +-
.../ac6/src/tx_thread_interrupt_restore.S | 8 +-
.../ac6/src/tx_thread_irq_nesting_end.S | 8 +-
.../ac6/src/tx_thread_irq_nesting_start.S | 8 +-
ports/cortex_a7/ac6/src/tx_thread_schedule.S | 8 +-
.../cortex_a7/ac6/src/tx_thread_stack_build.S | 9 +-
.../ac6/src/tx_thread_system_return.S | 8 +-
.../ac6/src/tx_thread_vectored_context_save.S | 8 +-
ports/cortex_a7/ac6/src/tx_timer_interrupt.S | 8 +-
.../example_build/tx_initialize_low_level.S | 8 +-
.../gnu/src/tx_thread_context_restore.S | 6 +-
.../gnu/src/tx_thread_context_save.S | 6 +-
.../gnu/src/tx_thread_fiq_context_restore.S | 6 +-
.../gnu/src/tx_thread_fiq_context_save.S | 6 +-
.../gnu/src/tx_thread_fiq_nesting_end.S | 6 +-
.../gnu/src/tx_thread_fiq_nesting_start.S | 6 +-
.../gnu/src/tx_thread_interrupt_control.S | 6 +-
.../gnu/src/tx_thread_interrupt_disable.S | 6 +-
.../gnu/src/tx_thread_interrupt_restore.S | 6 +-
.../gnu/src/tx_thread_irq_nesting_end.S | 6 +-
.../gnu/src/tx_thread_irq_nesting_start.S | 6 +-
ports/cortex_a7/gnu/src/tx_thread_schedule.S | 6 +-
.../cortex_a7/gnu/src/tx_thread_stack_build.S | 6 +-
.../gnu/src/tx_thread_system_return.S | 6 +-
.../gnu/src/tx_thread_vectored_context_save.S | 7 +-
ports/cortex_a7/gnu/src/tx_timer_interrupt.S | 6 +-
.../ac6/src/tx_thread_context_restore.S | 8 +-
.../ac6/src/tx_thread_context_save.S | 8 +-
.../ac6/src/tx_thread_fiq_context_restore.S | 8 +-
.../ac6/src/tx_thread_fiq_context_save.S | 8 +-
.../ac6/src/tx_thread_fiq_nesting_end.S | 8 +-
.../ac6/src/tx_thread_fiq_nesting_start.S | 8 +-
.../ac6/src/tx_thread_interrupt_control.S | 8 +-
.../ac6/src/tx_thread_interrupt_disable.S | 8 +-
.../ac6/src/tx_thread_interrupt_restore.S | 8 +-
.../ac6/src/tx_thread_irq_nesting_end.S | 8 +-
.../ac6/src/tx_thread_irq_nesting_start.S | 8 +-
ports/cortex_a8/ac6/src/tx_thread_schedule.S | 8 +-
.../cortex_a8/ac6/src/tx_thread_stack_build.S | 9 +-
.../ac6/src/tx_thread_system_return.S | 8 +-
.../ac6/src/tx_thread_vectored_context_save.S | 8 +-
ports/cortex_a8/ac6/src/tx_timer_interrupt.S | 8 +-
.../example_build/tx_initialize_low_level.S | 8 +-
.../gnu/src/tx_thread_context_restore.S | 6 +-
.../gnu/src/tx_thread_context_save.S | 6 +-
.../gnu/src/tx_thread_fiq_context_restore.S | 6 +-
.../gnu/src/tx_thread_fiq_context_save.S | 6 +-
.../gnu/src/tx_thread_fiq_nesting_end.S | 6 +-
.../gnu/src/tx_thread_fiq_nesting_start.S | 6 +-
.../gnu/src/tx_thread_interrupt_control.S | 6 +-
.../gnu/src/tx_thread_interrupt_disable.S | 6 +-
.../gnu/src/tx_thread_interrupt_restore.S | 6 +-
.../gnu/src/tx_thread_irq_nesting_end.S | 6 +-
.../gnu/src/tx_thread_irq_nesting_start.S | 6 +-
ports/cortex_a8/gnu/src/tx_thread_schedule.S | 6 +-
.../cortex_a8/gnu/src/tx_thread_stack_build.S | 6 +-
.../gnu/src/tx_thread_system_return.S | 6 +-
.../gnu/src/tx_thread_vectored_context_save.S | 6 +-
ports/cortex_a8/gnu/src/tx_timer_interrupt.S | 6 +-
.../ac6/src/tx_thread_context_restore.S | 8 +-
.../ac6/src/tx_thread_context_save.S | 8 +-
.../ac6/src/tx_thread_fiq_context_restore.S | 8 +-
.../ac6/src/tx_thread_fiq_context_save.S | 8 +-
.../ac6/src/tx_thread_fiq_nesting_end.S | 8 +-
.../ac6/src/tx_thread_fiq_nesting_start.S | 8 +-
.../ac6/src/tx_thread_interrupt_control.S | 8 +-
.../ac6/src/tx_thread_interrupt_disable.S | 8 +-
.../ac6/src/tx_thread_interrupt_restore.S | 8 +-
.../ac6/src/tx_thread_irq_nesting_end.S | 8 +-
.../ac6/src/tx_thread_irq_nesting_start.S | 8 +-
ports/cortex_a9/ac6/src/tx_thread_schedule.S | 8 +-
.../cortex_a9/ac6/src/tx_thread_stack_build.S | 9 +-
.../ac6/src/tx_thread_system_return.S | 8 +-
.../ac6/src/tx_thread_vectored_context_save.S | 8 +-
ports/cortex_a9/ac6/src/tx_timer_interrupt.S | 8 +-
.../example_build/tx_initialize_low_level.S | 8 +-
.../gnu/src/tx_thread_context_restore.S | 6 +-
.../gnu/src/tx_thread_context_save.S | 6 +-
.../gnu/src/tx_thread_fiq_context_restore.S | 6 +-
.../gnu/src/tx_thread_fiq_context_save.S | 6 +-
.../gnu/src/tx_thread_fiq_nesting_end.S | 6 +-
.../gnu/src/tx_thread_fiq_nesting_start.S | 6 +-
.../gnu/src/tx_thread_interrupt_control.S | 6 +-
.../gnu/src/tx_thread_interrupt_disable.S | 6 +-
.../gnu/src/tx_thread_interrupt_restore.S | 6 +-
.../gnu/src/tx_thread_irq_nesting_end.S | 7 +-
.../gnu/src/tx_thread_irq_nesting_start.S | 7 +-
ports/cortex_a9/gnu/src/tx_thread_schedule.S | 7 +-
.../cortex_a9/gnu/src/tx_thread_stack_build.S | 6 +-
.../gnu/src/tx_thread_system_return.S | 7 +-
.../gnu/src/tx_thread_vectored_context_save.S | 6 +-
ports/cortex_a9/gnu/src/tx_timer_interrupt.S | 6 +-
ports_arch/ARMv7-A/README.md | 5 +
.../common/example_build/sample_threadx.c | 369 ++
.../ARMv7-A/threadx/common/inc/tx_port.h | 331 ++
.../common/src/tx_thread_context_restore.S | 228 ++
.../common/src/tx_thread_context_save.S | 178 +
.../src/tx_thread_fiq_context_restore.S | 229 ++
.../common/src/tx_thread_fiq_context_save.S | 184 +
.../common/src/tx_thread_fiq_nesting_end.S | 110 +
.../common/src/tx_thread_fiq_nesting_start.S | 102 +
.../common/src/tx_thread_interrupt_control.S | 110 +
.../common/src/tx_thread_interrupt_disable.S | 107 +
.../common/src/tx_thread_interrupt_restore.S | 99 +
.../common/src/tx_thread_irq_nesting_end.S | 109 +
.../common/src/tx_thread_irq_nesting_start.S | 102 +
.../threadx/common/src/tx_thread_schedule.S | 236 ++
.../common/src/tx_thread_stack_build.S | 171 +
.../common/src/tx_thread_system_return.S | 168 +
.../src/tx_thread_vectored_context_save.S | 171 +
.../threadx/common/src/tx_timer_interrupt.S | 237 ++
.../ports/ac5/example_build/sample_threadx.c | 369 ++
.../example_build/tx_initialize_low_level.s | 370 ++
.../example_build/sample_threadx/.cproject | 176 +
.../ac6/example_build/sample_threadx/.project | 27 +
.../sample_threadx/sample_threadx.c | 369 ++
.../sample_threadx/sample_threadx.launch | 188 ++
.../sample_threadx/sample_threadx.scat | 44 +
.../example_build/sample_threadx/startup.S | 397 +++
.../sample_threadx/tx_initialize_low_level.S | 299 ++
.../ports/ac6/example_build/tx/.cproject | 146 +
.../ports/ac6/example_build/tx/.project | 48 +
.../threadx/ports/gnu/example_build/crt0.S | 90 +
.../threadx/ports/gnu/example_build/reset.S | 64 +
.../ports/gnu/example_build/sample_threadx.c | 369 ++
.../ports/gnu/example_build/sample_threadx.ld | 239 ++
.../example_build/tx_initialize_low_level.S | 311 ++
.../ports/iar/example_build/azure_rtos.eww | 13 +
.../ports/iar/example_build/cstartup.s | 156 +
.../ports/iar/example_build/sample_threadx.c | 372 +++
.../iar/example_build/sample_threadx.ewd | 2974 +++++++++++++++++
.../iar/example_build/sample_threadx.ewp | 2130 ++++++++++++
.../iar/example_build/sample_threadx.icf | 49 +
.../threadx/ports/iar/example_build/tx.ewp | 2763 +++++++++++++++
.../example_build/tx_initialize_low_level.s | 287 ++
ports_arch/ARMv7-A/update.ps1 | 183 +
ports_arch/ARMv8-A/README.md | 4 +
.../sample_threadx/sample_threadx.c | 393 +++
.../ARMv8-A/threadx/common/inc/tx_port.h | 379 +++
.../common/src/tx_thread_context_restore.S | 291 ++
.../common/src/tx_thread_context_save.S | 221 ++
.../threadx/common/src/tx_thread_fp_disable.c | 97 +
.../threadx/common/src/tx_thread_fp_enable.c | 96 +
.../common/src/tx_thread_interrupt_control.S | 86 +
.../common/src/tx_thread_interrupt_disable.S | 84 +
.../common/src/tx_thread_interrupt_restore.S | 82 +
.../threadx/common/src/tx_thread_schedule.S | 233 ++
.../common/src/tx_thread_stack_build.S | 163 +
.../common/src/tx_thread_system_return.S | 156 +
.../threadx/common/src/tx_timer_interrupt.S | 233 ++
.../example_build/sample_threadx/.cproject | 158 +
.../ac6/example_build/sample_threadx/.project | 26 +
.../ac6/example_build/sample_threadx/GICv3.h | 561 ++++
.../sample_threadx/GICv3_aliases.h | 113 +
.../example_build/sample_threadx/GICv3_gicc.h | 254 ++
.../example_build/sample_threadx/GICv3_gicd.c | 339 ++
.../example_build/sample_threadx/GICv3_gicr.c | 308 ++
.../example_build/sample_threadx/MP_Mutexes.S | 133 +
.../example_build/sample_threadx/MP_Mutexes.h | 66 +
.../example_build/sample_threadx/PPM_AEM.h | 66 +
.../sample_threadx/sample_threadx.launch | 325 ++
.../sample_threadx/sample_threadx.scat | 103 +
.../sample_threadx/sp804_timer.c | 122 +
.../sample_threadx/sp804_timer.h | 53 +
.../example_build/sample_threadx/startup.S | 779 +++++
.../sample_threadx/timer_interrupts.c | 152 +
.../sample_threadx/use_model_semihosting.ds | 1 +
.../example_build/sample_threadx/v8_aarch64.S | 179 +
.../example_build/sample_threadx/v8_aarch64.h | 103 +
.../ac6/example_build/sample_threadx/v8_mmu.h | 128 +
.../example_build/sample_threadx/v8_system.h | 115 +
.../example_build/sample_threadx/v8_utils.S | 69 +
.../example_build/sample_threadx/vectors.S | 252 ++
.../ports/ac6/example_build/tx/.cproject | 148 +
.../ports/ac6/example_build/tx/.project | 48 +
.../ports/ac6/src/tx_initialize_low_level.S | 108 +
.../example_build/sample_threadx/.cproject | 170 +
.../gnu/example_build/sample_threadx/.project | 26 +
.../gnu/example_build/sample_threadx/GICv3.h | 561 ++++
.../sample_threadx/GICv3_aliases.h | 113 +
.../example_build/sample_threadx/GICv3_gicc.h | 254 ++
.../example_build/sample_threadx/GICv3_gicd.c | 339 ++
.../example_build/sample_threadx/GICv3_gicr.c | 308 ++
.../example_build/sample_threadx/MP_Mutexes.S | 133 +
.../example_build/sample_threadx/MP_Mutexes.h | 66 +
.../example_build/sample_threadx/PPM_AEM.h | 66 +
.../sample_threadx/sample_threadx.launch | 328 ++
.../sample_threadx/sample_threadx.ld | 245 ++
.../sample_threadx/sp804_timer.c | 122 +
.../sample_threadx/sp804_timer.h | 53 +
.../example_build/sample_threadx/startup.S | 787 +++++
.../sample_threadx/timer_interrupts.c | 152 +
.../sample_threadx/use_model_semihosting.ds | 1 +
.../example_build/sample_threadx/v8_aarch64.S | 179 +
.../example_build/sample_threadx/v8_aarch64.h | 103 +
.../gnu/example_build/sample_threadx/v8_mmu.h | 128 +
.../example_build/sample_threadx/v8_system.h | 115 +
.../example_build/sample_threadx/v8_utils.S | 69 +
.../example_build/sample_threadx/vectors.S | 252 ++
.../ports/gnu/example_build/tx/.cproject | 162 +
.../ports/gnu/example_build/tx/.project | 48 +
.../ports/gnu/src/tx_initialize_low_level.S | 103 +
.../src/txm_module_manager_port_dispatch.c | 85 +
.../txm_module_manager_thread_stack_build.S | 170 +
.../sample_threadx/sample_threadx.c | 393 +++
.../ARMv8-A/threadx_smp/common/inc/tx_port.h | 429 +++
.../common/src/tx_thread_context_restore.S | 327 ++
.../common/src/tx_thread_context_save.S | 259 ++
.../common/src/tx_thread_schedule.S | 310 ++
.../common/src/tx_thread_smp_core_get.S | 90 +
.../common/src/tx_thread_smp_core_preempt.S | 91 +
.../src/tx_thread_smp_current_state_get.S | 95 +
.../src/tx_thread_smp_current_thread_get.S | 95 +
.../src/tx_thread_smp_initialize_wait.S | 144 +
.../src/tx_thread_smp_low_level_initialize.S | 75 +
.../common/src/tx_thread_smp_protect.S | 137 +
...x_thread_smp_protection_wait_list_macros.h | 302 ++
.../common/src/tx_thread_smp_time_get.S | 75 +
.../common/src/tx_thread_smp_unprotect.S | 129 +
.../common/src/tx_thread_stack_build.S | 165 +
.../common/src/tx_thread_system_return.S | 194 ++
.../common/src/tx_timer_interrupt.S | 198 ++
.../example_build/sample_threadx/.cproject | 148 +
.../ac6/example_build/sample_threadx/.project | 26 +
.../ac6/example_build/sample_threadx/GICv3.h | 561 ++++
.../sample_threadx/GICv3_aliases.h | 113 +
.../example_build/sample_threadx/GICv3_gicc.h | 254 ++
.../example_build/sample_threadx/GICv3_gicd.c | 339 ++
.../example_build/sample_threadx/GICv3_gicr.c | 308 ++
.../example_build/sample_threadx/MP_Mutexes.S | 133 +
.../example_build/sample_threadx/MP_Mutexes.h | 66 +
.../example_build/sample_threadx/PPM_AEM.h | 66 +
.../sample_threadx/sample_threadx.launch | 413 +++
.../sample_threadx/sample_threadx.scat | 262 ++
.../sample_threadx/sp804_timer.c | 122 +
.../sample_threadx/sp804_timer.h | 53 +
.../example_build/sample_threadx/startup.S | 803 +++++
.../sample_threadx/timer_interrupts.c | 152 +
.../sample_threadx/use_model_semihosting.ds | 1 +
.../example_build/sample_threadx/v8_aarch64.S | 179 +
.../example_build/sample_threadx/v8_aarch64.h | 103 +
.../ac6/example_build/sample_threadx/v8_mmu.h | 128 +
.../example_build/sample_threadx/v8_system.h | 115 +
.../example_build/sample_threadx/v8_utils.S | 69 +
.../example_build/sample_threadx/vectors.S | 252 ++
.../ports/ac6/example_build/tx/.cproject | 188 ++
.../ports/ac6/example_build/tx/.project | 48 +
.../ports/ac6/src/tx_initialize_low_level.S | 104 +
.../example_build/sample_threadx/.cproject | 164 +
.../gnu/example_build/sample_threadx/.project | 26 +
.../gnu/example_build/sample_threadx/GICv3.h | 561 ++++
.../sample_threadx/GICv3_aliases.h | 113 +
.../example_build/sample_threadx/GICv3_gicc.h | 254 ++
.../example_build/sample_threadx/GICv3_gicd.c | 339 ++
.../example_build/sample_threadx/GICv3_gicr.c | 308 ++
.../example_build/sample_threadx/MP_Mutexes.S | 133 +
.../example_build/sample_threadx/MP_Mutexes.h | 66 +
.../example_build/sample_threadx/PPM_AEM.h | 66 +
.../sample_threadx/sample_threadx.launch | 445 +++
.../sample_threadx/sample_threadx.ld | 245 ++
.../sample_threadx/sp804_timer.c | 122 +
.../sample_threadx/sp804_timer.h | 53 +
.../example_build/sample_threadx/startup.S | 798 +++++
.../sample_threadx/timer_interrupts.c | 152 +
.../sample_threadx/use_model_semihosting.ds | 1 +
.../example_build/sample_threadx/v8_aarch64.S | 179 +
.../example_build/sample_threadx/v8_aarch64.h | 103 +
.../gnu/example_build/sample_threadx/v8_mmu.h | 128 +
.../example_build/sample_threadx/v8_system.h | 115 +
.../example_build/sample_threadx/v8_utils.S | 69 +
.../example_build/sample_threadx/vectors.S | 252 ++
.../ports/gnu/example_build/tx/.cproject | 200 ++
.../ports/gnu/example_build/tx/.project | 48 +
.../ports/gnu/src/tx_initialize_low_level.S | 107 +
ports_arch/ARMv8-A/update.ps1 | 188 ++
416 files changed, 43000 insertions(+), 463 deletions(-)
create mode 100644 ports_arch/ARMv7-A/README.md
create mode 100644 ports_arch/ARMv7-A/threadx/common/example_build/sample_threadx.c
create mode 100644 ports_arch/ARMv7-A/threadx/common/inc/tx_port.h
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_context_restore.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_context_save.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_context_restore.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_context_save.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_nesting_end.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_nesting_start.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_interrupt_control.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_interrupt_disable.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_interrupt_restore.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_irq_nesting_end.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_irq_nesting_start.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_schedule.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_stack_build.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_system_return.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_thread_vectored_context_save.S
create mode 100644 ports_arch/ARMv7-A/threadx/common/src/tx_timer_interrupt.S
create mode 100644 ports_arch/ARMv7-A/threadx/ports/ac5/example_build/sample_threadx.c
create mode 100644 ports_arch/ARMv7-A/threadx/ports/ac5/example_build/tx_initialize_low_level.s
create mode 100644 ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/.cproject
create mode 100644 ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/.project
create mode 100644 ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.c
create mode 100644 ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.launch
create mode 100644 ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.scat
create mode 100644 ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/startup.S
create mode 100644 ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/tx_initialize_low_level.S
create mode 100644 ports_arch/ARMv7-A/threadx/ports/ac6/example_build/tx/.cproject
create mode 100644 ports_arch/ARMv7-A/threadx/ports/ac6/example_build/tx/.project
create mode 100644 ports_arch/ARMv7-A/threadx/ports/gnu/example_build/crt0.S
create mode 100644 ports_arch/ARMv7-A/threadx/ports/gnu/example_build/reset.S
create mode 100644 ports_arch/ARMv7-A/threadx/ports/gnu/example_build/sample_threadx.c
create mode 100644 ports_arch/ARMv7-A/threadx/ports/gnu/example_build/sample_threadx.ld
create mode 100644 ports_arch/ARMv7-A/threadx/ports/gnu/example_build/tx_initialize_low_level.S
create mode 100644 ports_arch/ARMv7-A/threadx/ports/iar/example_build/azure_rtos.eww
create mode 100644 ports_arch/ARMv7-A/threadx/ports/iar/example_build/cstartup.s
create mode 100644 ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.c
create mode 100644 ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.ewd
create mode 100644 ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.ewp
create mode 100644 ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.icf
create mode 100644 ports_arch/ARMv7-A/threadx/ports/iar/example_build/tx.ewp
create mode 100644 ports_arch/ARMv7-A/threadx/ports/iar/example_build/tx_initialize_low_level.s
create mode 100644 ports_arch/ARMv7-A/update.ps1
create mode 100644 ports_arch/ARMv8-A/README.md
create mode 100644 ports_arch/ARMv8-A/threadx/common/example_build/sample_threadx/sample_threadx.c
create mode 100644 ports_arch/ARMv8-A/threadx/common/inc/tx_port.h
create mode 100644 ports_arch/ARMv8-A/threadx/common/src/tx_thread_context_restore.S
create mode 100644 ports_arch/ARMv8-A/threadx/common/src/tx_thread_context_save.S
create mode 100644 ports_arch/ARMv8-A/threadx/common/src/tx_thread_fp_disable.c
create mode 100644 ports_arch/ARMv8-A/threadx/common/src/tx_thread_fp_enable.c
create mode 100644 ports_arch/ARMv8-A/threadx/common/src/tx_thread_interrupt_control.S
create mode 100644 ports_arch/ARMv8-A/threadx/common/src/tx_thread_interrupt_disable.S
create mode 100644 ports_arch/ARMv8-A/threadx/common/src/tx_thread_interrupt_restore.S
create mode 100644 ports_arch/ARMv8-A/threadx/common/src/tx_thread_schedule.S
create mode 100644 ports_arch/ARMv8-A/threadx/common/src/tx_thread_stack_build.S
create mode 100644 ports_arch/ARMv8-A/threadx/common/src/tx_thread_system_return.S
create mode 100644 ports_arch/ARMv8-A/threadx/common/src/tx_timer_interrupt.S
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/.cproject
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/.project
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_aliases.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_gicc.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_gicd.c
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_gicr.c
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/MP_Mutexes.S
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/MP_Mutexes.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/PPM_AEM.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.launch
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.scat
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sp804_timer.c
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sp804_timer.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/startup.S
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/timer_interrupts.c
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/use_model_semihosting.ds
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_aarch64.S
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_aarch64.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_mmu.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_system.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_utils.S
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/vectors.S
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/tx/.cproject
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/example_build/tx/.project
create mode 100644 ports_arch/ARMv8-A/threadx/ports/ac6/src/tx_initialize_low_level.S
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/.cproject
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/.project
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_aliases.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_gicc.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_gicd.c
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_gicr.c
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/MP_Mutexes.S
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/MP_Mutexes.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/PPM_AEM.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sample_threadx.launch
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sample_threadx.ld
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sp804_timer.c
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sp804_timer.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/startup.S
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/timer_interrupts.c
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/use_model_semihosting.ds
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_aarch64.S
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_aarch64.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_mmu.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_system.h
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_utils.S
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/vectors.S
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/tx/.cproject
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/example_build/tx/.project
create mode 100644 ports_arch/ARMv8-A/threadx/ports/gnu/src/tx_initialize_low_level.S
create mode 100644 ports_arch/ARMv8-A/threadx_modules/common/src/txm_module_manager_port_dispatch.c
create mode 100644 ports_arch/ARMv8-A/threadx_modules/common/src/txm_module_manager_thread_stack_build.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/example_build/sample_threadx/sample_threadx.c
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/inc/tx_port.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_context_restore.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_context_save.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_schedule.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_core_get.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_core_preempt.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_current_state_get.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_current_thread_get.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_initialize_wait.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_low_level_initialize.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_protect.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_protection_wait_list_macros.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_time_get.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_unprotect.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_stack_build.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_system_return.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/common/src/tx_timer_interrupt.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/.cproject
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/.project
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_aliases.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_gicc.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_gicd.c
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_gicr.c
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/MP_Mutexes.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/MP_Mutexes.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/PPM_AEM.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sample_threadx.launch
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sample_threadx.scat
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sp804_timer.c
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sp804_timer.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/startup.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/timer_interrupts.c
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/use_model_semihosting.ds
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_aarch64.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_aarch64.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_mmu.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_system.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_utils.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/vectors.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/tx/.cproject
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/tx/.project
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/ac6/src/tx_initialize_low_level.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/.cproject
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/.project
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_aliases.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_gicc.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_gicd.c
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_gicr.c
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/MP_Mutexes.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/MP_Mutexes.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/PPM_AEM.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sample_threadx.launch
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sample_threadx.ld
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sp804_timer.c
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sp804_timer.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/startup.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/timer_interrupts.c
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/use_model_semihosting.ds
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_aarch64.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_aarch64.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_mmu.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_system.h
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_utils.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/vectors.S
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/tx/.cproject
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/tx/.project
create mode 100644 ports_arch/ARMv8-A/threadx_smp/ports/gnu/src/tx_initialize_low_level.S
create mode 100644 ports_arch/ARMv8-A/update.ps1
diff --git a/.github/workflows/ports_arch_check.yml b/.github/workflows/ports_arch_check.yml
index bc6d5440..9e34b1d9 100644
--- a/.github/workflows/ports_arch_check.yml
+++ b/.github/workflows/ports_arch_check.yml
@@ -15,11 +15,12 @@ on:
- 'ports/**'
- 'ports_modules/**'
- 'ports_smp/**'
+ - 'ports_arch/**'
# A workflow run is made up of one or more jobs that can run sequentially or in parallel
jobs:
- # This workflow contains a single job called "build"
- build:
+ # Check ports for cortex-m
+ cortex-m:
# The type of runner that the job will run on
runs-on: ubuntu-latest
@@ -38,8 +39,33 @@ jobs:
scripts/copy_armv7_m.sh && scripts/copy_armv8_m.sh && scripts/copy_module_armv7_m.sh
if [[ -n $(git status --porcelain) ]]; then
echo "Ports for ARM architecture is not updated"
+ git status
exit 1
fi
+ cortex-a:
+ # Check ports for cortex-a
+ runs-on: windows-latest
+
+ # Steps represent a sequence of tasks that will be executed as part of the job
+ steps:
+ # Checks-out your repository under $GITHUB_WORKSPACE, so your job can access it
+ - name: Checkout sources recursively
+ uses: actions/checkout@v2
+ with:
+ token: ${{ secrets.REPO_SCOPED_TOKEN }}
+ submodules: true
+
+ # Copy ports arch
+ - name: Copy ports arch
+ run: |
+ cd ports_arch/ARMv7-A
+ pwsh -Command ./update.ps1 -PortSets tx -CopyCommonFiles -CopyPortFiles -CopyExample -PatchFiles
+ if ((git status --porcelain) -ne $null) {
+ Write-Host "Ports for ARM architecture is not updated"
+ git status
+ Exit 1
+ }
+
diff --git a/ports/cortex_a12/ac6/src/tx_thread_context_restore.S b/ports/cortex_a12/ac6/src/tx_thread_context_restore.S
index fae7e72d..88c15c13 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_context_restore.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_context_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -50,7 +53,7 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -88,6 +91,9 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_restore
diff --git a/ports/cortex_a12/ac6/src/tx_thread_context_save.S b/ports/cortex_a12/ac6/src/tx_thread_context_save.S
index 7ac48c2e..e24425bb 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_context_save.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -36,7 +39,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -73,6 +76,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_save
diff --git a/ports/cortex_a12/ac6/src/tx_thread_fiq_context_restore.S b/ports/cortex_a12/ac6/src/tx_thread_fiq_context_restore.S
index 006be973..a0a834fb 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_fiq_context_restore.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_fiq_context_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
SVC_MODE = 0xD3 // SVC mode
FIQ_MODE = 0xD1 // FIQ mode
@@ -48,7 +51,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -86,6 +89,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_restore
diff --git a/ports/cortex_a12/ac6/src/tx_thread_fiq_context_save.S b/ports/cortex_a12/ac6/src/tx_thread_fiq_context_save.S
index 7db6a4c2..57b8d73b 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_fiq_context_save.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_fiq_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -37,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_save
diff --git a/ports/cortex_a12/ac6/src/tx_thread_fiq_nesting_end.S b/ports/cortex_a12/ac6/src/tx_thread_fiq_nesting_end.S
index b34d881e..f14a39eb 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_fiq_nesting_end.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_fiq_nesting_end.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
@@ -40,7 +43,7 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -82,6 +85,9 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_end
diff --git a/ports/cortex_a12/ac6/src/tx_thread_fiq_nesting_start.S b/ports/cortex_a12/ac6/src/tx_thread_fiq_nesting_start.S
index c9cd5a06..b4d61ac8 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_fiq_nesting_start.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_fiq_nesting_start.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
FIQ_DISABLE = 0x40 // FIQ disable bit
MODE_MASK = 0x1F // Mode mask
@@ -36,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_start
diff --git a/ports/cortex_a12/ac6/src/tx_thread_interrupt_control.S b/ports/cortex_a12/ac6/src/tx_thread_interrupt_control.S
index 63b1609a..8a3b4ede 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_interrupt_control.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_interrupt_control.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
INT_MASK = 0x03F
@@ -47,7 +50,7 @@ $_tx_thread_interrupt_control:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_control ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,6 +83,9 @@ $_tx_thread_interrupt_control:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_control
diff --git a/ports/cortex_a12/ac6/src/tx_thread_interrupt_disable.S b/ports/cortex_a12/ac6/src/tx_thread_interrupt_disable.S
index 13258808..f4b9e31b 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_interrupt_disable.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_interrupt_disable.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_disable for
applications calling this function from to 16-bit Thumb mode. */
@@ -44,7 +47,7 @@ $_tx_thread_interrupt_disable:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_disable ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,6 +79,9 @@ $_tx_thread_interrupt_disable:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_disable
diff --git a/ports/cortex_a12/ac6/src/tx_thread_interrupt_restore.S b/ports/cortex_a12/ac6/src/tx_thread_interrupt_restore.S
index 2d582511..9bd4cb30 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_interrupt_restore.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_interrupt_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_restore for
applications calling this function from to 16-bit Thumb mode. */
@@ -44,7 +47,7 @@ $_tx_thread_interrupt_restore:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,6 +80,9 @@ $_tx_thread_interrupt_restore:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_restore
diff --git a/ports/cortex_a12/ac6/src/tx_thread_irq_nesting_end.S b/ports/cortex_a12/ac6/src/tx_thread_irq_nesting_end.S
index ec7e63c6..8c2f4b92 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_irq_nesting_end.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_irq_nesting_end.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
@@ -40,7 +43,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -82,6 +85,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_end
diff --git a/ports/cortex_a12/ac6/src/tx_thread_irq_nesting_start.S b/ports/cortex_a12/ac6/src/tx_thread_irq_nesting_start.S
index c69976ed..35727b89 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_irq_nesting_start.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_irq_nesting_start.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
IRQ_DISABLE = 0x80 // IRQ disable bit
MODE_MASK = 0x1F // Mode mask
@@ -36,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_start
diff --git a/ports/cortex_a12/ac6/src/tx_thread_schedule.S b/ports/cortex_a12/ac6/src/tx_thread_schedule.S
index 8330e9df..6af94e94 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_schedule.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_schedule.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_execute_ptr
.global _tx_thread_current_ptr
@@ -50,7 +53,7 @@ $_tx_thread_schedule:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,6 +92,9 @@ $_tx_thread_schedule:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_schedule
diff --git a/ports/cortex_a12/ac6/src/tx_thread_stack_build.S b/ports/cortex_a12/ac6/src/tx_thread_stack_build.S
index f413e673..7aa7c087 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_stack_build.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_stack_build.S
@@ -19,6 +19,10 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
.arm
SVC_MODE = 0x13 // SVC mode
@@ -54,7 +58,7 @@ $_tx_thread_stack_build:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_stack_build ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,6 +93,9 @@ $_tx_thread_stack_build:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_stack_build
diff --git a/ports/cortex_a12/ac6/src/tx_thread_system_return.S b/ports/cortex_a12/ac6/src/tx_thread_system_return.S
index cb7d62ce..6e59880d 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_system_return.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_system_return.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -54,7 +57,7 @@ $_tx_thread_system_return:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -92,6 +95,9 @@ $_tx_thread_system_return:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_system_return
diff --git a/ports/cortex_a12/ac6/src/tx_thread_vectored_context_save.S b/ports/cortex_a12/ac6/src/tx_thread_vectored_context_save.S
index d846223f..495e850a 100644
--- a/ports/cortex_a12/ac6/src/tx_thread_vectored_context_save.S
+++ b/ports/cortex_a12/ac6/src/tx_thread_vectored_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -37,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_vectored_context_save
diff --git a/ports/cortex_a12/ac6/src/tx_timer_interrupt.S b/ports/cortex_a12/ac6/src/tx_timer_interrupt.S
index 7337ed0c..1a4bc73b 100644
--- a/ports/cortex_a12/ac6/src/tx_timer_interrupt.S
+++ b/ports/cortex_a12/ac6/src/tx_timer_interrupt.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -61,7 +64,7 @@ $_tx_timer_interrupt:
/* FUNCTION RELEASE */
/* */
/* _tx_timer_interrupt ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -98,6 +101,9 @@ $_tx_timer_interrupt:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_timer_interrupt
diff --git a/ports/cortex_a12/gnu/example_build/tx_initialize_low_level.S b/ports/cortex_a12/gnu/example_build/tx_initialize_low_level.S
index 7de5d3ce..4b324e0a 100644
--- a/ports/cortex_a12/gnu/example_build/tx_initialize_low_level.S
+++ b/ports/cortex_a12/gnu/example_build/tx_initialize_low_level.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -64,7 +67,7 @@ $_tx_initialize_low_level:
/* FUNCTION RELEASE */
/* */
/* _tx_initialize_low_level ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -100,6 +103,9 @@ $_tx_initialize_low_level:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_initialize_low_level
diff --git a/ports/cortex_a12/gnu/src/tx_thread_context_restore.S b/ports/cortex_a12/gnu/src/tx_thread_context_restore.S
index 2d6e1566..88c15c13 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_context_restore.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_context_restore.S
@@ -53,7 +53,7 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -91,9 +91,9 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_restore
diff --git a/ports/cortex_a12/gnu/src/tx_thread_context_save.S b/ports/cortex_a12/gnu/src/tx_thread_context_save.S
index 7f88280f..e24425bb 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_context_save.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_context_save.S
@@ -39,7 +39,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,9 +76,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_save
diff --git a/ports/cortex_a12/gnu/src/tx_thread_fiq_context_restore.S b/ports/cortex_a12/gnu/src/tx_thread_fiq_context_restore.S
index 17ad02bf..a0a834fb 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_fiq_context_restore.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_fiq_context_restore.S
@@ -51,7 +51,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,9 +89,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_restore
diff --git a/ports/cortex_a12/gnu/src/tx_thread_fiq_context_save.S b/ports/cortex_a12/gnu/src/tx_thread_fiq_context_save.S
index 7ab2ee94..57b8d73b 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_fiq_context_save.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_fiq_context_save.S
@@ -40,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,9 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_save
diff --git a/ports/cortex_a12/gnu/src/tx_thread_fiq_nesting_end.S b/ports/cortex_a12/gnu/src/tx_thread_fiq_nesting_end.S
index 52282fc9..f14a39eb 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_fiq_nesting_end.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_fiq_nesting_end.S
@@ -43,7 +43,7 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -85,9 +85,9 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_end
diff --git a/ports/cortex_a12/gnu/src/tx_thread_fiq_nesting_start.S b/ports/cortex_a12/gnu/src/tx_thread_fiq_nesting_start.S
index 3fd8c001..b4d61ac8 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_fiq_nesting_start.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_fiq_nesting_start.S
@@ -39,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -78,9 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_start
diff --git a/ports/cortex_a12/gnu/src/tx_thread_interrupt_control.S b/ports/cortex_a12/gnu/src/tx_thread_interrupt_control.S
index 092e9a31..8a3b4ede 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_interrupt_control.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_interrupt_control.S
@@ -50,7 +50,7 @@ $_tx_thread_interrupt_control:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_control ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -83,9 +83,9 @@ $_tx_thread_interrupt_control:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_control
diff --git a/ports/cortex_a12/gnu/src/tx_thread_interrupt_disable.S b/ports/cortex_a12/gnu/src/tx_thread_interrupt_disable.S
index f6ff7824..f4b9e31b 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_interrupt_disable.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_interrupt_disable.S
@@ -47,7 +47,7 @@ $_tx_thread_interrupt_disable:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_disable ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -79,9 +79,9 @@ $_tx_thread_interrupt_disable:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_disable
diff --git a/ports/cortex_a12/gnu/src/tx_thread_interrupt_restore.S b/ports/cortex_a12/gnu/src/tx_thread_interrupt_restore.S
index 6543798e..9bd4cb30 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_interrupt_restore.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_interrupt_restore.S
@@ -47,7 +47,7 @@ $_tx_thread_interrupt_restore:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,9 +80,9 @@ $_tx_thread_interrupt_restore:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_restore
diff --git a/ports/cortex_a12/gnu/src/tx_thread_irq_nesting_end.S b/ports/cortex_a12/gnu/src/tx_thread_irq_nesting_end.S
index 759421e8..8c2f4b92 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_irq_nesting_end.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_irq_nesting_end.S
@@ -43,7 +43,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -85,9 +85,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_end
diff --git a/ports/cortex_a12/gnu/src/tx_thread_irq_nesting_start.S b/ports/cortex_a12/gnu/src/tx_thread_irq_nesting_start.S
index a02846e6..35727b89 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_irq_nesting_start.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_irq_nesting_start.S
@@ -39,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -78,9 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_start
diff --git a/ports/cortex_a12/gnu/src/tx_thread_schedule.S b/ports/cortex_a12/gnu/src/tx_thread_schedule.S
index e36e01ed..6af94e94 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_schedule.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_schedule.S
@@ -53,7 +53,7 @@ $_tx_thread_schedule:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -92,9 +92,9 @@ $_tx_thread_schedule:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_schedule
diff --git a/ports/cortex_a12/gnu/src/tx_thread_stack_build.S b/ports/cortex_a12/gnu/src/tx_thread_stack_build.S
index 624670b4..7aa7c087 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_stack_build.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_stack_build.S
@@ -58,7 +58,7 @@ $_tx_thread_stack_build:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_stack_build ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -93,9 +93,9 @@ $_tx_thread_stack_build:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_stack_build
diff --git a/ports/cortex_a12/gnu/src/tx_thread_system_return.S b/ports/cortex_a12/gnu/src/tx_thread_system_return.S
index 13475407..6e59880d 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_system_return.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_system_return.S
@@ -57,7 +57,7 @@ $_tx_thread_system_return:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -95,9 +95,9 @@ $_tx_thread_system_return:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_system_return
diff --git a/ports/cortex_a12/gnu/src/tx_thread_vectored_context_save.S b/ports/cortex_a12/gnu/src/tx_thread_vectored_context_save.S
index f9ba7889..495e850a 100644
--- a/ports/cortex_a12/gnu/src/tx_thread_vectored_context_save.S
+++ b/ports/cortex_a12/gnu/src/tx_thread_vectored_context_save.S
@@ -40,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,9 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_vectored_context_save
diff --git a/ports/cortex_a12/gnu/src/tx_timer_interrupt.S b/ports/cortex_a12/gnu/src/tx_timer_interrupt.S
index 717d2620..1a4bc73b 100644
--- a/ports/cortex_a12/gnu/src/tx_timer_interrupt.S
+++ b/ports/cortex_a12/gnu/src/tx_timer_interrupt.S
@@ -64,7 +64,7 @@ $_tx_timer_interrupt:
/* FUNCTION RELEASE */
/* */
/* _tx_timer_interrupt ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -101,9 +101,9 @@ $_tx_timer_interrupt:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_timer_interrupt
diff --git a/ports/cortex_a15/ac6/src/tx_thread_context_restore.S b/ports/cortex_a15/ac6/src/tx_thread_context_restore.S
index fae7e72d..88c15c13 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_context_restore.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_context_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -50,7 +53,7 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -88,6 +91,9 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_restore
diff --git a/ports/cortex_a15/ac6/src/tx_thread_context_save.S b/ports/cortex_a15/ac6/src/tx_thread_context_save.S
index 7ac48c2e..e24425bb 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_context_save.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -36,7 +39,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -73,6 +76,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_save
diff --git a/ports/cortex_a15/ac6/src/tx_thread_fiq_context_restore.S b/ports/cortex_a15/ac6/src/tx_thread_fiq_context_restore.S
index 006be973..a0a834fb 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_fiq_context_restore.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_fiq_context_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
SVC_MODE = 0xD3 // SVC mode
FIQ_MODE = 0xD1 // FIQ mode
@@ -48,7 +51,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -86,6 +89,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_restore
diff --git a/ports/cortex_a15/ac6/src/tx_thread_fiq_context_save.S b/ports/cortex_a15/ac6/src/tx_thread_fiq_context_save.S
index 7db6a4c2..57b8d73b 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_fiq_context_save.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_fiq_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -37,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_save
diff --git a/ports/cortex_a15/ac6/src/tx_thread_fiq_nesting_end.S b/ports/cortex_a15/ac6/src/tx_thread_fiq_nesting_end.S
index b34d881e..f14a39eb 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_fiq_nesting_end.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_fiq_nesting_end.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
@@ -40,7 +43,7 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -82,6 +85,9 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_end
diff --git a/ports/cortex_a15/ac6/src/tx_thread_fiq_nesting_start.S b/ports/cortex_a15/ac6/src/tx_thread_fiq_nesting_start.S
index c9cd5a06..b4d61ac8 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_fiq_nesting_start.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_fiq_nesting_start.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
FIQ_DISABLE = 0x40 // FIQ disable bit
MODE_MASK = 0x1F // Mode mask
@@ -36,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_start
diff --git a/ports/cortex_a15/ac6/src/tx_thread_interrupt_control.S b/ports/cortex_a15/ac6/src/tx_thread_interrupt_control.S
index 63b1609a..8a3b4ede 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_interrupt_control.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_interrupt_control.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
INT_MASK = 0x03F
@@ -47,7 +50,7 @@ $_tx_thread_interrupt_control:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_control ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,6 +83,9 @@ $_tx_thread_interrupt_control:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_control
diff --git a/ports/cortex_a15/ac6/src/tx_thread_interrupt_disable.S b/ports/cortex_a15/ac6/src/tx_thread_interrupt_disable.S
index 13258808..f4b9e31b 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_interrupt_disable.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_interrupt_disable.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_disable for
applications calling this function from to 16-bit Thumb mode. */
@@ -44,7 +47,7 @@ $_tx_thread_interrupt_disable:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_disable ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,6 +79,9 @@ $_tx_thread_interrupt_disable:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_disable
diff --git a/ports/cortex_a15/ac6/src/tx_thread_interrupt_restore.S b/ports/cortex_a15/ac6/src/tx_thread_interrupt_restore.S
index 2d582511..9bd4cb30 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_interrupt_restore.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_interrupt_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_restore for
applications calling this function from to 16-bit Thumb mode. */
@@ -44,7 +47,7 @@ $_tx_thread_interrupt_restore:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,6 +80,9 @@ $_tx_thread_interrupt_restore:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_restore
diff --git a/ports/cortex_a15/ac6/src/tx_thread_irq_nesting_end.S b/ports/cortex_a15/ac6/src/tx_thread_irq_nesting_end.S
index ec7e63c6..8c2f4b92 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_irq_nesting_end.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_irq_nesting_end.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
@@ -40,7 +43,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -82,6 +85,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_end
diff --git a/ports/cortex_a15/ac6/src/tx_thread_irq_nesting_start.S b/ports/cortex_a15/ac6/src/tx_thread_irq_nesting_start.S
index c69976ed..35727b89 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_irq_nesting_start.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_irq_nesting_start.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
IRQ_DISABLE = 0x80 // IRQ disable bit
MODE_MASK = 0x1F // Mode mask
@@ -36,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_start
diff --git a/ports/cortex_a15/ac6/src/tx_thread_schedule.S b/ports/cortex_a15/ac6/src/tx_thread_schedule.S
index 8330e9df..6af94e94 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_schedule.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_schedule.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_execute_ptr
.global _tx_thread_current_ptr
@@ -50,7 +53,7 @@ $_tx_thread_schedule:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,6 +92,9 @@ $_tx_thread_schedule:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_schedule
diff --git a/ports/cortex_a15/ac6/src/tx_thread_stack_build.S b/ports/cortex_a15/ac6/src/tx_thread_stack_build.S
index f413e673..7aa7c087 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_stack_build.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_stack_build.S
@@ -19,6 +19,10 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
.arm
SVC_MODE = 0x13 // SVC mode
@@ -54,7 +58,7 @@ $_tx_thread_stack_build:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_stack_build ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,6 +93,9 @@ $_tx_thread_stack_build:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_stack_build
diff --git a/ports/cortex_a15/ac6/src/tx_thread_system_return.S b/ports/cortex_a15/ac6/src/tx_thread_system_return.S
index cb7d62ce..6e59880d 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_system_return.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_system_return.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -54,7 +57,7 @@ $_tx_thread_system_return:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -92,6 +95,9 @@ $_tx_thread_system_return:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_system_return
diff --git a/ports/cortex_a15/ac6/src/tx_thread_vectored_context_save.S b/ports/cortex_a15/ac6/src/tx_thread_vectored_context_save.S
index d846223f..495e850a 100644
--- a/ports/cortex_a15/ac6/src/tx_thread_vectored_context_save.S
+++ b/ports/cortex_a15/ac6/src/tx_thread_vectored_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -37,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_vectored_context_save
diff --git a/ports/cortex_a15/ac6/src/tx_timer_interrupt.S b/ports/cortex_a15/ac6/src/tx_timer_interrupt.S
index 7337ed0c..1a4bc73b 100644
--- a/ports/cortex_a15/ac6/src/tx_timer_interrupt.S
+++ b/ports/cortex_a15/ac6/src/tx_timer_interrupt.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -61,7 +64,7 @@ $_tx_timer_interrupt:
/* FUNCTION RELEASE */
/* */
/* _tx_timer_interrupt ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -98,6 +101,9 @@ $_tx_timer_interrupt:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_timer_interrupt
diff --git a/ports/cortex_a15/gnu/example_build/tx_initialize_low_level.S b/ports/cortex_a15/gnu/example_build/tx_initialize_low_level.S
index 7de5d3ce..4b324e0a 100644
--- a/ports/cortex_a15/gnu/example_build/tx_initialize_low_level.S
+++ b/ports/cortex_a15/gnu/example_build/tx_initialize_low_level.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -64,7 +67,7 @@ $_tx_initialize_low_level:
/* FUNCTION RELEASE */
/* */
/* _tx_initialize_low_level ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -100,6 +103,9 @@ $_tx_initialize_low_level:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_initialize_low_level
diff --git a/ports/cortex_a15/gnu/src/tx_thread_context_restore.S b/ports/cortex_a15/gnu/src/tx_thread_context_restore.S
index 2d6e1566..88c15c13 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_context_restore.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_context_restore.S
@@ -53,7 +53,7 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -91,9 +91,9 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_restore
diff --git a/ports/cortex_a15/gnu/src/tx_thread_context_save.S b/ports/cortex_a15/gnu/src/tx_thread_context_save.S
index 7f88280f..e24425bb 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_context_save.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_context_save.S
@@ -39,7 +39,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,9 +76,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_save
diff --git a/ports/cortex_a15/gnu/src/tx_thread_fiq_context_restore.S b/ports/cortex_a15/gnu/src/tx_thread_fiq_context_restore.S
index 17ad02bf..a0a834fb 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_fiq_context_restore.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_fiq_context_restore.S
@@ -51,7 +51,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,9 +89,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_restore
diff --git a/ports/cortex_a15/gnu/src/tx_thread_fiq_context_save.S b/ports/cortex_a15/gnu/src/tx_thread_fiq_context_save.S
index 7ab2ee94..57b8d73b 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_fiq_context_save.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_fiq_context_save.S
@@ -40,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,9 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_save
diff --git a/ports/cortex_a15/gnu/src/tx_thread_fiq_nesting_end.S b/ports/cortex_a15/gnu/src/tx_thread_fiq_nesting_end.S
index 52282fc9..f14a39eb 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_fiq_nesting_end.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_fiq_nesting_end.S
@@ -43,7 +43,7 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -85,9 +85,9 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_end
diff --git a/ports/cortex_a15/gnu/src/tx_thread_fiq_nesting_start.S b/ports/cortex_a15/gnu/src/tx_thread_fiq_nesting_start.S
index 3fd8c001..b4d61ac8 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_fiq_nesting_start.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_fiq_nesting_start.S
@@ -39,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -78,9 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_start
diff --git a/ports/cortex_a15/gnu/src/tx_thread_interrupt_control.S b/ports/cortex_a15/gnu/src/tx_thread_interrupt_control.S
index 092e9a31..8a3b4ede 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_interrupt_control.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_interrupt_control.S
@@ -50,7 +50,7 @@ $_tx_thread_interrupt_control:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_control ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -83,9 +83,9 @@ $_tx_thread_interrupt_control:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_control
diff --git a/ports/cortex_a15/gnu/src/tx_thread_interrupt_disable.S b/ports/cortex_a15/gnu/src/tx_thread_interrupt_disable.S
index f6ff7824..f4b9e31b 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_interrupt_disable.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_interrupt_disable.S
@@ -47,7 +47,7 @@ $_tx_thread_interrupt_disable:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_disable ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -79,9 +79,9 @@ $_tx_thread_interrupt_disable:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_disable
diff --git a/ports/cortex_a15/gnu/src/tx_thread_interrupt_restore.S b/ports/cortex_a15/gnu/src/tx_thread_interrupt_restore.S
index 6543798e..9bd4cb30 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_interrupt_restore.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_interrupt_restore.S
@@ -47,7 +47,7 @@ $_tx_thread_interrupt_restore:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,9 +80,9 @@ $_tx_thread_interrupt_restore:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_restore
diff --git a/ports/cortex_a15/gnu/src/tx_thread_irq_nesting_end.S b/ports/cortex_a15/gnu/src/tx_thread_irq_nesting_end.S
index 759421e8..8c2f4b92 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_irq_nesting_end.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_irq_nesting_end.S
@@ -43,7 +43,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -85,9 +85,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_end
diff --git a/ports/cortex_a15/gnu/src/tx_thread_irq_nesting_start.S b/ports/cortex_a15/gnu/src/tx_thread_irq_nesting_start.S
index a02846e6..35727b89 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_irq_nesting_start.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_irq_nesting_start.S
@@ -39,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -78,9 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_start
diff --git a/ports/cortex_a15/gnu/src/tx_thread_schedule.S b/ports/cortex_a15/gnu/src/tx_thread_schedule.S
index e36e01ed..6af94e94 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_schedule.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_schedule.S
@@ -53,7 +53,7 @@ $_tx_thread_schedule:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -92,9 +92,9 @@ $_tx_thread_schedule:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_schedule
diff --git a/ports/cortex_a15/gnu/src/tx_thread_stack_build.S b/ports/cortex_a15/gnu/src/tx_thread_stack_build.S
index 624670b4..7aa7c087 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_stack_build.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_stack_build.S
@@ -58,7 +58,7 @@ $_tx_thread_stack_build:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_stack_build ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -93,9 +93,9 @@ $_tx_thread_stack_build:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_stack_build
diff --git a/ports/cortex_a15/gnu/src/tx_thread_system_return.S b/ports/cortex_a15/gnu/src/tx_thread_system_return.S
index 13475407..6e59880d 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_system_return.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_system_return.S
@@ -57,7 +57,7 @@ $_tx_thread_system_return:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -95,9 +95,9 @@ $_tx_thread_system_return:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_system_return
diff --git a/ports/cortex_a15/gnu/src/tx_thread_vectored_context_save.S b/ports/cortex_a15/gnu/src/tx_thread_vectored_context_save.S
index f9ba7889..495e850a 100644
--- a/ports/cortex_a15/gnu/src/tx_thread_vectored_context_save.S
+++ b/ports/cortex_a15/gnu/src/tx_thread_vectored_context_save.S
@@ -40,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,9 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_vectored_context_save
diff --git a/ports/cortex_a15/gnu/src/tx_timer_interrupt.S b/ports/cortex_a15/gnu/src/tx_timer_interrupt.S
index 717d2620..1a4bc73b 100644
--- a/ports/cortex_a15/gnu/src/tx_timer_interrupt.S
+++ b/ports/cortex_a15/gnu/src/tx_timer_interrupt.S
@@ -64,7 +64,7 @@ $_tx_timer_interrupt:
/* FUNCTION RELEASE */
/* */
/* _tx_timer_interrupt ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -101,9 +101,9 @@ $_tx_timer_interrupt:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_timer_interrupt
diff --git a/ports/cortex_a17/ac6/src/tx_thread_context_restore.S b/ports/cortex_a17/ac6/src/tx_thread_context_restore.S
index fae7e72d..88c15c13 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_context_restore.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_context_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -50,7 +53,7 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -88,6 +91,9 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_restore
diff --git a/ports/cortex_a17/ac6/src/tx_thread_context_save.S b/ports/cortex_a17/ac6/src/tx_thread_context_save.S
index 7ac48c2e..e24425bb 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_context_save.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -36,7 +39,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -73,6 +76,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_save
diff --git a/ports/cortex_a17/ac6/src/tx_thread_fiq_context_restore.S b/ports/cortex_a17/ac6/src/tx_thread_fiq_context_restore.S
index 006be973..a0a834fb 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_fiq_context_restore.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_fiq_context_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
SVC_MODE = 0xD3 // SVC mode
FIQ_MODE = 0xD1 // FIQ mode
@@ -48,7 +51,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -86,6 +89,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_restore
diff --git a/ports/cortex_a17/ac6/src/tx_thread_fiq_context_save.S b/ports/cortex_a17/ac6/src/tx_thread_fiq_context_save.S
index 7db6a4c2..57b8d73b 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_fiq_context_save.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_fiq_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -37,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_save
diff --git a/ports/cortex_a17/ac6/src/tx_thread_fiq_nesting_end.S b/ports/cortex_a17/ac6/src/tx_thread_fiq_nesting_end.S
index b34d881e..f14a39eb 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_fiq_nesting_end.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_fiq_nesting_end.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
@@ -40,7 +43,7 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -82,6 +85,9 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_end
diff --git a/ports/cortex_a17/ac6/src/tx_thread_fiq_nesting_start.S b/ports/cortex_a17/ac6/src/tx_thread_fiq_nesting_start.S
index c9cd5a06..b4d61ac8 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_fiq_nesting_start.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_fiq_nesting_start.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
FIQ_DISABLE = 0x40 // FIQ disable bit
MODE_MASK = 0x1F // Mode mask
@@ -36,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_start
diff --git a/ports/cortex_a17/ac6/src/tx_thread_interrupt_control.S b/ports/cortex_a17/ac6/src/tx_thread_interrupt_control.S
index 63b1609a..8a3b4ede 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_interrupt_control.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_interrupt_control.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
INT_MASK = 0x03F
@@ -47,7 +50,7 @@ $_tx_thread_interrupt_control:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_control ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,6 +83,9 @@ $_tx_thread_interrupt_control:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_control
diff --git a/ports/cortex_a17/ac6/src/tx_thread_interrupt_disable.S b/ports/cortex_a17/ac6/src/tx_thread_interrupt_disable.S
index 13258808..f4b9e31b 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_interrupt_disable.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_interrupt_disable.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_disable for
applications calling this function from to 16-bit Thumb mode. */
@@ -44,7 +47,7 @@ $_tx_thread_interrupt_disable:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_disable ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,6 +79,9 @@ $_tx_thread_interrupt_disable:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_disable
diff --git a/ports/cortex_a17/ac6/src/tx_thread_interrupt_restore.S b/ports/cortex_a17/ac6/src/tx_thread_interrupt_restore.S
index 2d582511..9bd4cb30 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_interrupt_restore.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_interrupt_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_restore for
applications calling this function from to 16-bit Thumb mode. */
@@ -44,7 +47,7 @@ $_tx_thread_interrupt_restore:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,6 +80,9 @@ $_tx_thread_interrupt_restore:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_restore
diff --git a/ports/cortex_a17/ac6/src/tx_thread_irq_nesting_end.S b/ports/cortex_a17/ac6/src/tx_thread_irq_nesting_end.S
index ec7e63c6..8c2f4b92 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_irq_nesting_end.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_irq_nesting_end.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
@@ -40,7 +43,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -82,6 +85,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_end
diff --git a/ports/cortex_a17/ac6/src/tx_thread_irq_nesting_start.S b/ports/cortex_a17/ac6/src/tx_thread_irq_nesting_start.S
index c69976ed..35727b89 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_irq_nesting_start.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_irq_nesting_start.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
IRQ_DISABLE = 0x80 // IRQ disable bit
MODE_MASK = 0x1F // Mode mask
@@ -36,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_start
diff --git a/ports/cortex_a17/ac6/src/tx_thread_schedule.S b/ports/cortex_a17/ac6/src/tx_thread_schedule.S
index 8330e9df..6af94e94 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_schedule.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_schedule.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_execute_ptr
.global _tx_thread_current_ptr
@@ -50,7 +53,7 @@ $_tx_thread_schedule:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,6 +92,9 @@ $_tx_thread_schedule:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_schedule
diff --git a/ports/cortex_a17/ac6/src/tx_thread_stack_build.S b/ports/cortex_a17/ac6/src/tx_thread_stack_build.S
index f413e673..7aa7c087 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_stack_build.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_stack_build.S
@@ -19,6 +19,10 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
.arm
SVC_MODE = 0x13 // SVC mode
@@ -54,7 +58,7 @@ $_tx_thread_stack_build:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_stack_build ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,6 +93,9 @@ $_tx_thread_stack_build:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_stack_build
diff --git a/ports/cortex_a17/ac6/src/tx_thread_system_return.S b/ports/cortex_a17/ac6/src/tx_thread_system_return.S
index cb7d62ce..6e59880d 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_system_return.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_system_return.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -54,7 +57,7 @@ $_tx_thread_system_return:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -92,6 +95,9 @@ $_tx_thread_system_return:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_system_return
diff --git a/ports/cortex_a17/ac6/src/tx_thread_vectored_context_save.S b/ports/cortex_a17/ac6/src/tx_thread_vectored_context_save.S
index d846223f..495e850a 100644
--- a/ports/cortex_a17/ac6/src/tx_thread_vectored_context_save.S
+++ b/ports/cortex_a17/ac6/src/tx_thread_vectored_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -37,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_vectored_context_save
diff --git a/ports/cortex_a17/ac6/src/tx_timer_interrupt.S b/ports/cortex_a17/ac6/src/tx_timer_interrupt.S
index 7337ed0c..1a4bc73b 100644
--- a/ports/cortex_a17/ac6/src/tx_timer_interrupt.S
+++ b/ports/cortex_a17/ac6/src/tx_timer_interrupt.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -61,7 +64,7 @@ $_tx_timer_interrupt:
/* FUNCTION RELEASE */
/* */
/* _tx_timer_interrupt ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -98,6 +101,9 @@ $_tx_timer_interrupt:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_timer_interrupt
diff --git a/ports/cortex_a17/gnu/example_build/tx_initialize_low_level.S b/ports/cortex_a17/gnu/example_build/tx_initialize_low_level.S
index 7de5d3ce..4b324e0a 100644
--- a/ports/cortex_a17/gnu/example_build/tx_initialize_low_level.S
+++ b/ports/cortex_a17/gnu/example_build/tx_initialize_low_level.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -64,7 +67,7 @@ $_tx_initialize_low_level:
/* FUNCTION RELEASE */
/* */
/* _tx_initialize_low_level ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -100,6 +103,9 @@ $_tx_initialize_low_level:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_initialize_low_level
diff --git a/ports/cortex_a17/gnu/src/tx_thread_context_restore.S b/ports/cortex_a17/gnu/src/tx_thread_context_restore.S
index 2d6e1566..88c15c13 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_context_restore.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_context_restore.S
@@ -53,7 +53,7 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -91,9 +91,9 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_restore
diff --git a/ports/cortex_a17/gnu/src/tx_thread_context_save.S b/ports/cortex_a17/gnu/src/tx_thread_context_save.S
index 7f88280f..e24425bb 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_context_save.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_context_save.S
@@ -39,7 +39,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,9 +76,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_save
diff --git a/ports/cortex_a17/gnu/src/tx_thread_fiq_context_restore.S b/ports/cortex_a17/gnu/src/tx_thread_fiq_context_restore.S
index 17ad02bf..a0a834fb 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_fiq_context_restore.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_fiq_context_restore.S
@@ -51,7 +51,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,9 +89,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_restore
diff --git a/ports/cortex_a17/gnu/src/tx_thread_fiq_context_save.S b/ports/cortex_a17/gnu/src/tx_thread_fiq_context_save.S
index 7ab2ee94..57b8d73b 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_fiq_context_save.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_fiq_context_save.S
@@ -40,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,9 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_save
diff --git a/ports/cortex_a17/gnu/src/tx_thread_fiq_nesting_end.S b/ports/cortex_a17/gnu/src/tx_thread_fiq_nesting_end.S
index 52282fc9..f14a39eb 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_fiq_nesting_end.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_fiq_nesting_end.S
@@ -43,7 +43,7 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -85,9 +85,9 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_end
diff --git a/ports/cortex_a17/gnu/src/tx_thread_fiq_nesting_start.S b/ports/cortex_a17/gnu/src/tx_thread_fiq_nesting_start.S
index 3fd8c001..b4d61ac8 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_fiq_nesting_start.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_fiq_nesting_start.S
@@ -39,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -78,9 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_start
diff --git a/ports/cortex_a17/gnu/src/tx_thread_interrupt_control.S b/ports/cortex_a17/gnu/src/tx_thread_interrupt_control.S
index 092e9a31..8a3b4ede 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_interrupt_control.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_interrupt_control.S
@@ -50,7 +50,7 @@ $_tx_thread_interrupt_control:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_control ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -83,9 +83,9 @@ $_tx_thread_interrupt_control:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_control
diff --git a/ports/cortex_a17/gnu/src/tx_thread_interrupt_disable.S b/ports/cortex_a17/gnu/src/tx_thread_interrupt_disable.S
index f6ff7824..f4b9e31b 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_interrupt_disable.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_interrupt_disable.S
@@ -47,7 +47,7 @@ $_tx_thread_interrupt_disable:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_disable ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -79,9 +79,9 @@ $_tx_thread_interrupt_disable:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_disable
diff --git a/ports/cortex_a17/gnu/src/tx_thread_interrupt_restore.S b/ports/cortex_a17/gnu/src/tx_thread_interrupt_restore.S
index 6543798e..9bd4cb30 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_interrupt_restore.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_interrupt_restore.S
@@ -47,7 +47,7 @@ $_tx_thread_interrupt_restore:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,9 +80,9 @@ $_tx_thread_interrupt_restore:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_restore
diff --git a/ports/cortex_a17/gnu/src/tx_thread_irq_nesting_end.S b/ports/cortex_a17/gnu/src/tx_thread_irq_nesting_end.S
index 759421e8..8c2f4b92 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_irq_nesting_end.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_irq_nesting_end.S
@@ -43,7 +43,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -85,9 +85,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_end
diff --git a/ports/cortex_a17/gnu/src/tx_thread_irq_nesting_start.S b/ports/cortex_a17/gnu/src/tx_thread_irq_nesting_start.S
index a02846e6..35727b89 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_irq_nesting_start.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_irq_nesting_start.S
@@ -39,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -78,9 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_start
diff --git a/ports/cortex_a17/gnu/src/tx_thread_schedule.S b/ports/cortex_a17/gnu/src/tx_thread_schedule.S
index e36e01ed..6af94e94 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_schedule.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_schedule.S
@@ -53,7 +53,7 @@ $_tx_thread_schedule:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -92,9 +92,9 @@ $_tx_thread_schedule:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_schedule
diff --git a/ports/cortex_a17/gnu/src/tx_thread_stack_build.S b/ports/cortex_a17/gnu/src/tx_thread_stack_build.S
index 624670b4..7aa7c087 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_stack_build.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_stack_build.S
@@ -58,7 +58,7 @@ $_tx_thread_stack_build:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_stack_build ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -93,9 +93,9 @@ $_tx_thread_stack_build:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_stack_build
diff --git a/ports/cortex_a17/gnu/src/tx_thread_system_return.S b/ports/cortex_a17/gnu/src/tx_thread_system_return.S
index 13475407..6e59880d 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_system_return.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_system_return.S
@@ -57,7 +57,7 @@ $_tx_thread_system_return:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -95,9 +95,9 @@ $_tx_thread_system_return:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_system_return
diff --git a/ports/cortex_a17/gnu/src/tx_thread_vectored_context_save.S b/ports/cortex_a17/gnu/src/tx_thread_vectored_context_save.S
index f9ba7889..495e850a 100644
--- a/ports/cortex_a17/gnu/src/tx_thread_vectored_context_save.S
+++ b/ports/cortex_a17/gnu/src/tx_thread_vectored_context_save.S
@@ -40,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,9 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_vectored_context_save
diff --git a/ports/cortex_a17/gnu/src/tx_timer_interrupt.S b/ports/cortex_a17/gnu/src/tx_timer_interrupt.S
index 717d2620..1a4bc73b 100644
--- a/ports/cortex_a17/gnu/src/tx_timer_interrupt.S
+++ b/ports/cortex_a17/gnu/src/tx_timer_interrupt.S
@@ -64,7 +64,7 @@ $_tx_timer_interrupt:
/* FUNCTION RELEASE */
/* */
/* _tx_timer_interrupt ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -101,9 +101,9 @@ $_tx_timer_interrupt:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_timer_interrupt
diff --git a/ports/cortex_a5/ac6/example_build/tx/.cproject b/ports/cortex_a5/ac6/example_build/tx/.cproject
index 730528ae..22e5a64c 100644
--- a/ports/cortex_a5/ac6/example_build/tx/.cproject
+++ b/ports/cortex_a5/ac6/example_build/tx/.cproject
@@ -45,7 +45,7 @@
-
+
@@ -77,7 +77,7 @@
-
+
diff --git a/ports/cortex_a5/ac6/src/tx_thread_context_restore.S b/ports/cortex_a5/ac6/src/tx_thread_context_restore.S
index fae7e72d..88c15c13 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_context_restore.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_context_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -50,7 +53,7 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -88,6 +91,9 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_restore
diff --git a/ports/cortex_a5/ac6/src/tx_thread_context_save.S b/ports/cortex_a5/ac6/src/tx_thread_context_save.S
index 7ac48c2e..e24425bb 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_context_save.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -36,7 +39,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -73,6 +76,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_save
diff --git a/ports/cortex_a5/ac6/src/tx_thread_fiq_context_restore.S b/ports/cortex_a5/ac6/src/tx_thread_fiq_context_restore.S
index 006be973..a0a834fb 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_fiq_context_restore.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_fiq_context_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
SVC_MODE = 0xD3 // SVC mode
FIQ_MODE = 0xD1 // FIQ mode
@@ -48,7 +51,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -86,6 +89,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_restore
diff --git a/ports/cortex_a5/ac6/src/tx_thread_fiq_context_save.S b/ports/cortex_a5/ac6/src/tx_thread_fiq_context_save.S
index 7db6a4c2..57b8d73b 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_fiq_context_save.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_fiq_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -37,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_save
diff --git a/ports/cortex_a5/ac6/src/tx_thread_fiq_nesting_end.S b/ports/cortex_a5/ac6/src/tx_thread_fiq_nesting_end.S
index b34d881e..f14a39eb 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_fiq_nesting_end.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_fiq_nesting_end.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
@@ -40,7 +43,7 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -82,6 +85,9 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_end
diff --git a/ports/cortex_a5/ac6/src/tx_thread_fiq_nesting_start.S b/ports/cortex_a5/ac6/src/tx_thread_fiq_nesting_start.S
index c9cd5a06..b4d61ac8 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_fiq_nesting_start.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_fiq_nesting_start.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
FIQ_DISABLE = 0x40 // FIQ disable bit
MODE_MASK = 0x1F // Mode mask
@@ -36,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_start
diff --git a/ports/cortex_a5/ac6/src/tx_thread_interrupt_control.S b/ports/cortex_a5/ac6/src/tx_thread_interrupt_control.S
index 63b1609a..8a3b4ede 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_interrupt_control.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_interrupt_control.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
INT_MASK = 0x03F
@@ -47,7 +50,7 @@ $_tx_thread_interrupt_control:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_control ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,6 +83,9 @@ $_tx_thread_interrupt_control:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_control
diff --git a/ports/cortex_a5/ac6/src/tx_thread_interrupt_disable.S b/ports/cortex_a5/ac6/src/tx_thread_interrupt_disable.S
index 13258808..f4b9e31b 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_interrupt_disable.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_interrupt_disable.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_disable for
applications calling this function from to 16-bit Thumb mode. */
@@ -44,7 +47,7 @@ $_tx_thread_interrupt_disable:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_disable ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,6 +79,9 @@ $_tx_thread_interrupt_disable:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_disable
diff --git a/ports/cortex_a5/ac6/src/tx_thread_interrupt_restore.S b/ports/cortex_a5/ac6/src/tx_thread_interrupt_restore.S
index 2d582511..9bd4cb30 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_interrupt_restore.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_interrupt_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_restore for
applications calling this function from to 16-bit Thumb mode. */
@@ -44,7 +47,7 @@ $_tx_thread_interrupt_restore:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,6 +80,9 @@ $_tx_thread_interrupt_restore:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_restore
diff --git a/ports/cortex_a5/ac6/src/tx_thread_irq_nesting_end.S b/ports/cortex_a5/ac6/src/tx_thread_irq_nesting_end.S
index ec7e63c6..8c2f4b92 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_irq_nesting_end.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_irq_nesting_end.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
@@ -40,7 +43,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -82,6 +85,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_end
diff --git a/ports/cortex_a5/ac6/src/tx_thread_irq_nesting_start.S b/ports/cortex_a5/ac6/src/tx_thread_irq_nesting_start.S
index c69976ed..35727b89 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_irq_nesting_start.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_irq_nesting_start.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
IRQ_DISABLE = 0x80 // IRQ disable bit
MODE_MASK = 0x1F // Mode mask
@@ -36,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_start
diff --git a/ports/cortex_a5/ac6/src/tx_thread_schedule.S b/ports/cortex_a5/ac6/src/tx_thread_schedule.S
index 8330e9df..6af94e94 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_schedule.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_schedule.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_execute_ptr
.global _tx_thread_current_ptr
@@ -50,7 +53,7 @@ $_tx_thread_schedule:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,6 +92,9 @@ $_tx_thread_schedule:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_schedule
diff --git a/ports/cortex_a5/ac6/src/tx_thread_stack_build.S b/ports/cortex_a5/ac6/src/tx_thread_stack_build.S
index f413e673..7aa7c087 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_stack_build.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_stack_build.S
@@ -19,6 +19,10 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
.arm
SVC_MODE = 0x13 // SVC mode
@@ -54,7 +58,7 @@ $_tx_thread_stack_build:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_stack_build ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,6 +93,9 @@ $_tx_thread_stack_build:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_stack_build
diff --git a/ports/cortex_a5/ac6/src/tx_thread_system_return.S b/ports/cortex_a5/ac6/src/tx_thread_system_return.S
index cb7d62ce..6e59880d 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_system_return.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_system_return.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -54,7 +57,7 @@ $_tx_thread_system_return:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -92,6 +95,9 @@ $_tx_thread_system_return:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_system_return
diff --git a/ports/cortex_a5/ac6/src/tx_thread_vectored_context_save.S b/ports/cortex_a5/ac6/src/tx_thread_vectored_context_save.S
index d846223f..495e850a 100644
--- a/ports/cortex_a5/ac6/src/tx_thread_vectored_context_save.S
+++ b/ports/cortex_a5/ac6/src/tx_thread_vectored_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -37,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_vectored_context_save
diff --git a/ports/cortex_a5/ac6/src/tx_timer_interrupt.S b/ports/cortex_a5/ac6/src/tx_timer_interrupt.S
index 7337ed0c..1a4bc73b 100644
--- a/ports/cortex_a5/ac6/src/tx_timer_interrupt.S
+++ b/ports/cortex_a5/ac6/src/tx_timer_interrupt.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -61,7 +64,7 @@ $_tx_timer_interrupt:
/* FUNCTION RELEASE */
/* */
/* _tx_timer_interrupt ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -98,6 +101,9 @@ $_tx_timer_interrupt:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_timer_interrupt
diff --git a/ports/cortex_a5/gnu/example_build/tx_initialize_low_level.S b/ports/cortex_a5/gnu/example_build/tx_initialize_low_level.S
index 7de5d3ce..4b324e0a 100644
--- a/ports/cortex_a5/gnu/example_build/tx_initialize_low_level.S
+++ b/ports/cortex_a5/gnu/example_build/tx_initialize_low_level.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -64,7 +67,7 @@ $_tx_initialize_low_level:
/* FUNCTION RELEASE */
/* */
/* _tx_initialize_low_level ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -100,6 +103,9 @@ $_tx_initialize_low_level:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_initialize_low_level
diff --git a/ports/cortex_a5/gnu/src/tx_thread_context_restore.S b/ports/cortex_a5/gnu/src/tx_thread_context_restore.S
index 2d6e1566..88c15c13 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_context_restore.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_context_restore.S
@@ -53,7 +53,7 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -91,9 +91,9 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_restore
diff --git a/ports/cortex_a5/gnu/src/tx_thread_context_save.S b/ports/cortex_a5/gnu/src/tx_thread_context_save.S
index 7f88280f..e24425bb 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_context_save.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_context_save.S
@@ -39,7 +39,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,9 +76,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_save
diff --git a/ports/cortex_a5/gnu/src/tx_thread_fiq_context_restore.S b/ports/cortex_a5/gnu/src/tx_thread_fiq_context_restore.S
index 17ad02bf..a0a834fb 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_fiq_context_restore.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_fiq_context_restore.S
@@ -51,7 +51,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,9 +89,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_restore
diff --git a/ports/cortex_a5/gnu/src/tx_thread_fiq_context_save.S b/ports/cortex_a5/gnu/src/tx_thread_fiq_context_save.S
index 7ab2ee94..57b8d73b 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_fiq_context_save.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_fiq_context_save.S
@@ -40,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,9 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_save
diff --git a/ports/cortex_a5/gnu/src/tx_thread_fiq_nesting_end.S b/ports/cortex_a5/gnu/src/tx_thread_fiq_nesting_end.S
index 52282fc9..f14a39eb 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_fiq_nesting_end.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_fiq_nesting_end.S
@@ -43,7 +43,7 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -85,9 +85,9 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_end
diff --git a/ports/cortex_a5/gnu/src/tx_thread_fiq_nesting_start.S b/ports/cortex_a5/gnu/src/tx_thread_fiq_nesting_start.S
index 3fd8c001..b4d61ac8 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_fiq_nesting_start.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_fiq_nesting_start.S
@@ -39,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -78,9 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_start
diff --git a/ports/cortex_a5/gnu/src/tx_thread_interrupt_control.S b/ports/cortex_a5/gnu/src/tx_thread_interrupt_control.S
index 092e9a31..8a3b4ede 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_interrupt_control.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_interrupt_control.S
@@ -50,7 +50,7 @@ $_tx_thread_interrupt_control:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_control ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -83,9 +83,9 @@ $_tx_thread_interrupt_control:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_control
diff --git a/ports/cortex_a5/gnu/src/tx_thread_interrupt_disable.S b/ports/cortex_a5/gnu/src/tx_thread_interrupt_disable.S
index f6ff7824..f4b9e31b 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_interrupt_disable.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_interrupt_disable.S
@@ -47,7 +47,7 @@ $_tx_thread_interrupt_disable:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_disable ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -79,9 +79,9 @@ $_tx_thread_interrupt_disable:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_disable
diff --git a/ports/cortex_a5/gnu/src/tx_thread_interrupt_restore.S b/ports/cortex_a5/gnu/src/tx_thread_interrupt_restore.S
index 6543798e..9bd4cb30 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_interrupt_restore.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_interrupt_restore.S
@@ -47,7 +47,7 @@ $_tx_thread_interrupt_restore:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,9 +80,9 @@ $_tx_thread_interrupt_restore:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_restore
diff --git a/ports/cortex_a5/gnu/src/tx_thread_irq_nesting_end.S b/ports/cortex_a5/gnu/src/tx_thread_irq_nesting_end.S
index 759421e8..8c2f4b92 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_irq_nesting_end.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_irq_nesting_end.S
@@ -43,7 +43,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -85,9 +85,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_end
diff --git a/ports/cortex_a5/gnu/src/tx_thread_irq_nesting_start.S b/ports/cortex_a5/gnu/src/tx_thread_irq_nesting_start.S
index a02846e6..35727b89 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_irq_nesting_start.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_irq_nesting_start.S
@@ -39,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -78,9 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_start
diff --git a/ports/cortex_a5/gnu/src/tx_thread_schedule.S b/ports/cortex_a5/gnu/src/tx_thread_schedule.S
index e36e01ed..6af94e94 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_schedule.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_schedule.S
@@ -53,7 +53,7 @@ $_tx_thread_schedule:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -92,9 +92,9 @@ $_tx_thread_schedule:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_schedule
diff --git a/ports/cortex_a5/gnu/src/tx_thread_stack_build.S b/ports/cortex_a5/gnu/src/tx_thread_stack_build.S
index 624670b4..7aa7c087 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_stack_build.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_stack_build.S
@@ -58,7 +58,7 @@ $_tx_thread_stack_build:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_stack_build ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -93,9 +93,9 @@ $_tx_thread_stack_build:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_stack_build
diff --git a/ports/cortex_a5/gnu/src/tx_thread_system_return.S b/ports/cortex_a5/gnu/src/tx_thread_system_return.S
index 13475407..6e59880d 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_system_return.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_system_return.S
@@ -57,7 +57,7 @@ $_tx_thread_system_return:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -95,9 +95,9 @@ $_tx_thread_system_return:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_system_return
diff --git a/ports/cortex_a5/gnu/src/tx_thread_vectored_context_save.S b/ports/cortex_a5/gnu/src/tx_thread_vectored_context_save.S
index f9ba7889..495e850a 100644
--- a/ports/cortex_a5/gnu/src/tx_thread_vectored_context_save.S
+++ b/ports/cortex_a5/gnu/src/tx_thread_vectored_context_save.S
@@ -40,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,9 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_vectored_context_save
diff --git a/ports/cortex_a5/gnu/src/tx_timer_interrupt.S b/ports/cortex_a5/gnu/src/tx_timer_interrupt.S
index 717d2620..1a4bc73b 100644
--- a/ports/cortex_a5/gnu/src/tx_timer_interrupt.S
+++ b/ports/cortex_a5/gnu/src/tx_timer_interrupt.S
@@ -64,7 +64,7 @@ $_tx_timer_interrupt:
/* FUNCTION RELEASE */
/* */
/* _tx_timer_interrupt ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -101,9 +101,9 @@ $_tx_timer_interrupt:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_timer_interrupt
diff --git a/ports/cortex_a7/ac6/src/tx_thread_context_restore.S b/ports/cortex_a7/ac6/src/tx_thread_context_restore.S
index fae7e72d..88c15c13 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_context_restore.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_context_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -50,7 +53,7 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -88,6 +91,9 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_restore
diff --git a/ports/cortex_a7/ac6/src/tx_thread_context_save.S b/ports/cortex_a7/ac6/src/tx_thread_context_save.S
index 7ac48c2e..e24425bb 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_context_save.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -36,7 +39,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -73,6 +76,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_save
diff --git a/ports/cortex_a7/ac6/src/tx_thread_fiq_context_restore.S b/ports/cortex_a7/ac6/src/tx_thread_fiq_context_restore.S
index 006be973..a0a834fb 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_fiq_context_restore.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_fiq_context_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
SVC_MODE = 0xD3 // SVC mode
FIQ_MODE = 0xD1 // FIQ mode
@@ -48,7 +51,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -86,6 +89,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_restore
diff --git a/ports/cortex_a7/ac6/src/tx_thread_fiq_context_save.S b/ports/cortex_a7/ac6/src/tx_thread_fiq_context_save.S
index 7db6a4c2..57b8d73b 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_fiq_context_save.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_fiq_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -37,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_save
diff --git a/ports/cortex_a7/ac6/src/tx_thread_fiq_nesting_end.S b/ports/cortex_a7/ac6/src/tx_thread_fiq_nesting_end.S
index b34d881e..f14a39eb 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_fiq_nesting_end.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_fiq_nesting_end.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
@@ -40,7 +43,7 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -82,6 +85,9 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_end
diff --git a/ports/cortex_a7/ac6/src/tx_thread_fiq_nesting_start.S b/ports/cortex_a7/ac6/src/tx_thread_fiq_nesting_start.S
index c9cd5a06..b4d61ac8 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_fiq_nesting_start.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_fiq_nesting_start.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
FIQ_DISABLE = 0x40 // FIQ disable bit
MODE_MASK = 0x1F // Mode mask
@@ -36,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_start
diff --git a/ports/cortex_a7/ac6/src/tx_thread_interrupt_control.S b/ports/cortex_a7/ac6/src/tx_thread_interrupt_control.S
index 63b1609a..8a3b4ede 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_interrupt_control.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_interrupt_control.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
INT_MASK = 0x03F
@@ -47,7 +50,7 @@ $_tx_thread_interrupt_control:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_control ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,6 +83,9 @@ $_tx_thread_interrupt_control:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_control
diff --git a/ports/cortex_a7/ac6/src/tx_thread_interrupt_disable.S b/ports/cortex_a7/ac6/src/tx_thread_interrupt_disable.S
index 13258808..f4b9e31b 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_interrupt_disable.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_interrupt_disable.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_disable for
applications calling this function from to 16-bit Thumb mode. */
@@ -44,7 +47,7 @@ $_tx_thread_interrupt_disable:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_disable ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,6 +79,9 @@ $_tx_thread_interrupt_disable:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_disable
diff --git a/ports/cortex_a7/ac6/src/tx_thread_interrupt_restore.S b/ports/cortex_a7/ac6/src/tx_thread_interrupt_restore.S
index 2d582511..9bd4cb30 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_interrupt_restore.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_interrupt_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_restore for
applications calling this function from to 16-bit Thumb mode. */
@@ -44,7 +47,7 @@ $_tx_thread_interrupt_restore:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,6 +80,9 @@ $_tx_thread_interrupt_restore:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_restore
diff --git a/ports/cortex_a7/ac6/src/tx_thread_irq_nesting_end.S b/ports/cortex_a7/ac6/src/tx_thread_irq_nesting_end.S
index ec7e63c6..8c2f4b92 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_irq_nesting_end.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_irq_nesting_end.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
@@ -40,7 +43,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -82,6 +85,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_end
diff --git a/ports/cortex_a7/ac6/src/tx_thread_irq_nesting_start.S b/ports/cortex_a7/ac6/src/tx_thread_irq_nesting_start.S
index c69976ed..35727b89 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_irq_nesting_start.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_irq_nesting_start.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
IRQ_DISABLE = 0x80 // IRQ disable bit
MODE_MASK = 0x1F // Mode mask
@@ -36,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_start
diff --git a/ports/cortex_a7/ac6/src/tx_thread_schedule.S b/ports/cortex_a7/ac6/src/tx_thread_schedule.S
index 8330e9df..6af94e94 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_schedule.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_schedule.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_execute_ptr
.global _tx_thread_current_ptr
@@ -50,7 +53,7 @@ $_tx_thread_schedule:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,6 +92,9 @@ $_tx_thread_schedule:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_schedule
diff --git a/ports/cortex_a7/ac6/src/tx_thread_stack_build.S b/ports/cortex_a7/ac6/src/tx_thread_stack_build.S
index f413e673..7aa7c087 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_stack_build.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_stack_build.S
@@ -19,6 +19,10 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
.arm
SVC_MODE = 0x13 // SVC mode
@@ -54,7 +58,7 @@ $_tx_thread_stack_build:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_stack_build ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,6 +93,9 @@ $_tx_thread_stack_build:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_stack_build
diff --git a/ports/cortex_a7/ac6/src/tx_thread_system_return.S b/ports/cortex_a7/ac6/src/tx_thread_system_return.S
index cb7d62ce..6e59880d 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_system_return.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_system_return.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -54,7 +57,7 @@ $_tx_thread_system_return:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -92,6 +95,9 @@ $_tx_thread_system_return:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_system_return
diff --git a/ports/cortex_a7/ac6/src/tx_thread_vectored_context_save.S b/ports/cortex_a7/ac6/src/tx_thread_vectored_context_save.S
index d846223f..495e850a 100644
--- a/ports/cortex_a7/ac6/src/tx_thread_vectored_context_save.S
+++ b/ports/cortex_a7/ac6/src/tx_thread_vectored_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -37,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_vectored_context_save
diff --git a/ports/cortex_a7/ac6/src/tx_timer_interrupt.S b/ports/cortex_a7/ac6/src/tx_timer_interrupt.S
index 7337ed0c..1a4bc73b 100644
--- a/ports/cortex_a7/ac6/src/tx_timer_interrupt.S
+++ b/ports/cortex_a7/ac6/src/tx_timer_interrupt.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -61,7 +64,7 @@ $_tx_timer_interrupt:
/* FUNCTION RELEASE */
/* */
/* _tx_timer_interrupt ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -98,6 +101,9 @@ $_tx_timer_interrupt:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_timer_interrupt
diff --git a/ports/cortex_a7/gnu/example_build/tx_initialize_low_level.S b/ports/cortex_a7/gnu/example_build/tx_initialize_low_level.S
index 7de5d3ce..4b324e0a 100644
--- a/ports/cortex_a7/gnu/example_build/tx_initialize_low_level.S
+++ b/ports/cortex_a7/gnu/example_build/tx_initialize_low_level.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -64,7 +67,7 @@ $_tx_initialize_low_level:
/* FUNCTION RELEASE */
/* */
/* _tx_initialize_low_level ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -100,6 +103,9 @@ $_tx_initialize_low_level:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_initialize_low_level
diff --git a/ports/cortex_a7/gnu/src/tx_thread_context_restore.S b/ports/cortex_a7/gnu/src/tx_thread_context_restore.S
index 2d6e1566..88c15c13 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_context_restore.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_context_restore.S
@@ -53,7 +53,7 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -91,9 +91,9 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_restore
diff --git a/ports/cortex_a7/gnu/src/tx_thread_context_save.S b/ports/cortex_a7/gnu/src/tx_thread_context_save.S
index 7f88280f..e24425bb 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_context_save.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_context_save.S
@@ -39,7 +39,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,9 +76,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_save
diff --git a/ports/cortex_a7/gnu/src/tx_thread_fiq_context_restore.S b/ports/cortex_a7/gnu/src/tx_thread_fiq_context_restore.S
index 17ad02bf..a0a834fb 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_fiq_context_restore.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_fiq_context_restore.S
@@ -51,7 +51,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,9 +89,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_restore
diff --git a/ports/cortex_a7/gnu/src/tx_thread_fiq_context_save.S b/ports/cortex_a7/gnu/src/tx_thread_fiq_context_save.S
index 7ab2ee94..57b8d73b 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_fiq_context_save.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_fiq_context_save.S
@@ -40,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,9 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_save
diff --git a/ports/cortex_a7/gnu/src/tx_thread_fiq_nesting_end.S b/ports/cortex_a7/gnu/src/tx_thread_fiq_nesting_end.S
index 52282fc9..f14a39eb 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_fiq_nesting_end.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_fiq_nesting_end.S
@@ -43,7 +43,7 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -85,9 +85,9 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_end
diff --git a/ports/cortex_a7/gnu/src/tx_thread_fiq_nesting_start.S b/ports/cortex_a7/gnu/src/tx_thread_fiq_nesting_start.S
index 3fd8c001..b4d61ac8 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_fiq_nesting_start.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_fiq_nesting_start.S
@@ -39,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -78,9 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_start
diff --git a/ports/cortex_a7/gnu/src/tx_thread_interrupt_control.S b/ports/cortex_a7/gnu/src/tx_thread_interrupt_control.S
index 092e9a31..8a3b4ede 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_interrupt_control.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_interrupt_control.S
@@ -50,7 +50,7 @@ $_tx_thread_interrupt_control:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_control ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -83,9 +83,9 @@ $_tx_thread_interrupt_control:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_control
diff --git a/ports/cortex_a7/gnu/src/tx_thread_interrupt_disable.S b/ports/cortex_a7/gnu/src/tx_thread_interrupt_disable.S
index f6ff7824..f4b9e31b 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_interrupt_disable.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_interrupt_disable.S
@@ -47,7 +47,7 @@ $_tx_thread_interrupt_disable:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_disable ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -79,9 +79,9 @@ $_tx_thread_interrupt_disable:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_disable
diff --git a/ports/cortex_a7/gnu/src/tx_thread_interrupt_restore.S b/ports/cortex_a7/gnu/src/tx_thread_interrupt_restore.S
index 6543798e..9bd4cb30 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_interrupt_restore.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_interrupt_restore.S
@@ -47,7 +47,7 @@ $_tx_thread_interrupt_restore:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,9 +80,9 @@ $_tx_thread_interrupt_restore:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_restore
diff --git a/ports/cortex_a7/gnu/src/tx_thread_irq_nesting_end.S b/ports/cortex_a7/gnu/src/tx_thread_irq_nesting_end.S
index 759421e8..8c2f4b92 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_irq_nesting_end.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_irq_nesting_end.S
@@ -43,7 +43,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -85,9 +85,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_end
diff --git a/ports/cortex_a7/gnu/src/tx_thread_irq_nesting_start.S b/ports/cortex_a7/gnu/src/tx_thread_irq_nesting_start.S
index a02846e6..35727b89 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_irq_nesting_start.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_irq_nesting_start.S
@@ -39,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -78,9 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_start
diff --git a/ports/cortex_a7/gnu/src/tx_thread_schedule.S b/ports/cortex_a7/gnu/src/tx_thread_schedule.S
index e36e01ed..6af94e94 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_schedule.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_schedule.S
@@ -53,7 +53,7 @@ $_tx_thread_schedule:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -92,9 +92,9 @@ $_tx_thread_schedule:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_schedule
diff --git a/ports/cortex_a7/gnu/src/tx_thread_stack_build.S b/ports/cortex_a7/gnu/src/tx_thread_stack_build.S
index 624670b4..7aa7c087 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_stack_build.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_stack_build.S
@@ -58,7 +58,7 @@ $_tx_thread_stack_build:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_stack_build ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -93,9 +93,9 @@ $_tx_thread_stack_build:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_stack_build
diff --git a/ports/cortex_a7/gnu/src/tx_thread_system_return.S b/ports/cortex_a7/gnu/src/tx_thread_system_return.S
index 13475407..6e59880d 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_system_return.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_system_return.S
@@ -57,7 +57,7 @@ $_tx_thread_system_return:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -95,9 +95,9 @@ $_tx_thread_system_return:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_system_return
diff --git a/ports/cortex_a7/gnu/src/tx_thread_vectored_context_save.S b/ports/cortex_a7/gnu/src/tx_thread_vectored_context_save.S
index 2272b754..495e850a 100644
--- a/ports/cortex_a7/gnu/src/tx_thread_vectored_context_save.S
+++ b/ports/cortex_a7/gnu/src/tx_thread_vectored_context_save.S
@@ -22,6 +22,7 @@
#ifdef TX_INCLUDE_USER_DEFINE_FILE
#include "tx_user.h"
#endif
+
.global _tx_thread_system_state
.global _tx_thread_current_ptr
.global _tx_execution_isr_enter
@@ -39,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,9 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_vectored_context_save
diff --git a/ports/cortex_a7/gnu/src/tx_timer_interrupt.S b/ports/cortex_a7/gnu/src/tx_timer_interrupt.S
index 717d2620..1a4bc73b 100644
--- a/ports/cortex_a7/gnu/src/tx_timer_interrupt.S
+++ b/ports/cortex_a7/gnu/src/tx_timer_interrupt.S
@@ -64,7 +64,7 @@ $_tx_timer_interrupt:
/* FUNCTION RELEASE */
/* */
/* _tx_timer_interrupt ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -101,9 +101,9 @@ $_tx_timer_interrupt:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_timer_interrupt
diff --git a/ports/cortex_a8/ac6/src/tx_thread_context_restore.S b/ports/cortex_a8/ac6/src/tx_thread_context_restore.S
index fae7e72d..88c15c13 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_context_restore.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_context_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -50,7 +53,7 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -88,6 +91,9 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_restore
diff --git a/ports/cortex_a8/ac6/src/tx_thread_context_save.S b/ports/cortex_a8/ac6/src/tx_thread_context_save.S
index 7ac48c2e..e24425bb 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_context_save.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -36,7 +39,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -73,6 +76,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_save
diff --git a/ports/cortex_a8/ac6/src/tx_thread_fiq_context_restore.S b/ports/cortex_a8/ac6/src/tx_thread_fiq_context_restore.S
index 006be973..a0a834fb 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_fiq_context_restore.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_fiq_context_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
SVC_MODE = 0xD3 // SVC mode
FIQ_MODE = 0xD1 // FIQ mode
@@ -48,7 +51,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -86,6 +89,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_restore
diff --git a/ports/cortex_a8/ac6/src/tx_thread_fiq_context_save.S b/ports/cortex_a8/ac6/src/tx_thread_fiq_context_save.S
index 7db6a4c2..57b8d73b 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_fiq_context_save.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_fiq_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -37,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_save
diff --git a/ports/cortex_a8/ac6/src/tx_thread_fiq_nesting_end.S b/ports/cortex_a8/ac6/src/tx_thread_fiq_nesting_end.S
index b34d881e..f14a39eb 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_fiq_nesting_end.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_fiq_nesting_end.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
@@ -40,7 +43,7 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -82,6 +85,9 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_end
diff --git a/ports/cortex_a8/ac6/src/tx_thread_fiq_nesting_start.S b/ports/cortex_a8/ac6/src/tx_thread_fiq_nesting_start.S
index c9cd5a06..b4d61ac8 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_fiq_nesting_start.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_fiq_nesting_start.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
FIQ_DISABLE = 0x40 // FIQ disable bit
MODE_MASK = 0x1F // Mode mask
@@ -36,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_start
diff --git a/ports/cortex_a8/ac6/src/tx_thread_interrupt_control.S b/ports/cortex_a8/ac6/src/tx_thread_interrupt_control.S
index 63b1609a..8a3b4ede 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_interrupt_control.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_interrupt_control.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
INT_MASK = 0x03F
@@ -47,7 +50,7 @@ $_tx_thread_interrupt_control:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_control ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,6 +83,9 @@ $_tx_thread_interrupt_control:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_control
diff --git a/ports/cortex_a8/ac6/src/tx_thread_interrupt_disable.S b/ports/cortex_a8/ac6/src/tx_thread_interrupt_disable.S
index 13258808..f4b9e31b 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_interrupt_disable.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_interrupt_disable.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_disable for
applications calling this function from to 16-bit Thumb mode. */
@@ -44,7 +47,7 @@ $_tx_thread_interrupt_disable:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_disable ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,6 +79,9 @@ $_tx_thread_interrupt_disable:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_disable
diff --git a/ports/cortex_a8/ac6/src/tx_thread_interrupt_restore.S b/ports/cortex_a8/ac6/src/tx_thread_interrupt_restore.S
index 2d582511..9bd4cb30 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_interrupt_restore.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_interrupt_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_restore for
applications calling this function from to 16-bit Thumb mode. */
@@ -44,7 +47,7 @@ $_tx_thread_interrupt_restore:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,6 +80,9 @@ $_tx_thread_interrupt_restore:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_restore
diff --git a/ports/cortex_a8/ac6/src/tx_thread_irq_nesting_end.S b/ports/cortex_a8/ac6/src/tx_thread_irq_nesting_end.S
index ec7e63c6..8c2f4b92 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_irq_nesting_end.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_irq_nesting_end.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
@@ -40,7 +43,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -82,6 +85,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_end
diff --git a/ports/cortex_a8/ac6/src/tx_thread_irq_nesting_start.S b/ports/cortex_a8/ac6/src/tx_thread_irq_nesting_start.S
index c69976ed..35727b89 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_irq_nesting_start.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_irq_nesting_start.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
IRQ_DISABLE = 0x80 // IRQ disable bit
MODE_MASK = 0x1F // Mode mask
@@ -36,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_start
diff --git a/ports/cortex_a8/ac6/src/tx_thread_schedule.S b/ports/cortex_a8/ac6/src/tx_thread_schedule.S
index 8330e9df..6af94e94 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_schedule.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_schedule.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_execute_ptr
.global _tx_thread_current_ptr
@@ -50,7 +53,7 @@ $_tx_thread_schedule:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,6 +92,9 @@ $_tx_thread_schedule:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_schedule
diff --git a/ports/cortex_a8/ac6/src/tx_thread_stack_build.S b/ports/cortex_a8/ac6/src/tx_thread_stack_build.S
index f413e673..7aa7c087 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_stack_build.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_stack_build.S
@@ -19,6 +19,10 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
.arm
SVC_MODE = 0x13 // SVC mode
@@ -54,7 +58,7 @@ $_tx_thread_stack_build:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_stack_build ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,6 +93,9 @@ $_tx_thread_stack_build:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_stack_build
diff --git a/ports/cortex_a8/ac6/src/tx_thread_system_return.S b/ports/cortex_a8/ac6/src/tx_thread_system_return.S
index cb7d62ce..6e59880d 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_system_return.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_system_return.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -54,7 +57,7 @@ $_tx_thread_system_return:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -92,6 +95,9 @@ $_tx_thread_system_return:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_system_return
diff --git a/ports/cortex_a8/ac6/src/tx_thread_vectored_context_save.S b/ports/cortex_a8/ac6/src/tx_thread_vectored_context_save.S
index d846223f..495e850a 100644
--- a/ports/cortex_a8/ac6/src/tx_thread_vectored_context_save.S
+++ b/ports/cortex_a8/ac6/src/tx_thread_vectored_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -37,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_vectored_context_save
diff --git a/ports/cortex_a8/ac6/src/tx_timer_interrupt.S b/ports/cortex_a8/ac6/src/tx_timer_interrupt.S
index 7337ed0c..1a4bc73b 100644
--- a/ports/cortex_a8/ac6/src/tx_timer_interrupt.S
+++ b/ports/cortex_a8/ac6/src/tx_timer_interrupt.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -61,7 +64,7 @@ $_tx_timer_interrupt:
/* FUNCTION RELEASE */
/* */
/* _tx_timer_interrupt ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -98,6 +101,9 @@ $_tx_timer_interrupt:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_timer_interrupt
diff --git a/ports/cortex_a8/gnu/example_build/tx_initialize_low_level.S b/ports/cortex_a8/gnu/example_build/tx_initialize_low_level.S
index 7de5d3ce..4b324e0a 100644
--- a/ports/cortex_a8/gnu/example_build/tx_initialize_low_level.S
+++ b/ports/cortex_a8/gnu/example_build/tx_initialize_low_level.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -64,7 +67,7 @@ $_tx_initialize_low_level:
/* FUNCTION RELEASE */
/* */
/* _tx_initialize_low_level ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -100,6 +103,9 @@ $_tx_initialize_low_level:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_initialize_low_level
diff --git a/ports/cortex_a8/gnu/src/tx_thread_context_restore.S b/ports/cortex_a8/gnu/src/tx_thread_context_restore.S
index 2d6e1566..88c15c13 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_context_restore.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_context_restore.S
@@ -53,7 +53,7 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -91,9 +91,9 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_restore
diff --git a/ports/cortex_a8/gnu/src/tx_thread_context_save.S b/ports/cortex_a8/gnu/src/tx_thread_context_save.S
index 7f88280f..e24425bb 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_context_save.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_context_save.S
@@ -39,7 +39,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,9 +76,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_save
diff --git a/ports/cortex_a8/gnu/src/tx_thread_fiq_context_restore.S b/ports/cortex_a8/gnu/src/tx_thread_fiq_context_restore.S
index 17ad02bf..a0a834fb 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_fiq_context_restore.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_fiq_context_restore.S
@@ -51,7 +51,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,9 +89,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_restore
diff --git a/ports/cortex_a8/gnu/src/tx_thread_fiq_context_save.S b/ports/cortex_a8/gnu/src/tx_thread_fiq_context_save.S
index 7ab2ee94..57b8d73b 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_fiq_context_save.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_fiq_context_save.S
@@ -40,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,9 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_save
diff --git a/ports/cortex_a8/gnu/src/tx_thread_fiq_nesting_end.S b/ports/cortex_a8/gnu/src/tx_thread_fiq_nesting_end.S
index 52282fc9..f14a39eb 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_fiq_nesting_end.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_fiq_nesting_end.S
@@ -43,7 +43,7 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -85,9 +85,9 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_end
diff --git a/ports/cortex_a8/gnu/src/tx_thread_fiq_nesting_start.S b/ports/cortex_a8/gnu/src/tx_thread_fiq_nesting_start.S
index 3fd8c001..b4d61ac8 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_fiq_nesting_start.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_fiq_nesting_start.S
@@ -39,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -78,9 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_start
diff --git a/ports/cortex_a8/gnu/src/tx_thread_interrupt_control.S b/ports/cortex_a8/gnu/src/tx_thread_interrupt_control.S
index 092e9a31..8a3b4ede 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_interrupt_control.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_interrupt_control.S
@@ -50,7 +50,7 @@ $_tx_thread_interrupt_control:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_control ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -83,9 +83,9 @@ $_tx_thread_interrupt_control:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_control
diff --git a/ports/cortex_a8/gnu/src/tx_thread_interrupt_disable.S b/ports/cortex_a8/gnu/src/tx_thread_interrupt_disable.S
index f6ff7824..f4b9e31b 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_interrupt_disable.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_interrupt_disable.S
@@ -47,7 +47,7 @@ $_tx_thread_interrupt_disable:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_disable ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -79,9 +79,9 @@ $_tx_thread_interrupt_disable:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_disable
diff --git a/ports/cortex_a8/gnu/src/tx_thread_interrupt_restore.S b/ports/cortex_a8/gnu/src/tx_thread_interrupt_restore.S
index 6543798e..9bd4cb30 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_interrupt_restore.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_interrupt_restore.S
@@ -47,7 +47,7 @@ $_tx_thread_interrupt_restore:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,9 +80,9 @@ $_tx_thread_interrupt_restore:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_restore
diff --git a/ports/cortex_a8/gnu/src/tx_thread_irq_nesting_end.S b/ports/cortex_a8/gnu/src/tx_thread_irq_nesting_end.S
index 759421e8..8c2f4b92 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_irq_nesting_end.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_irq_nesting_end.S
@@ -43,7 +43,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -85,9 +85,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_end
diff --git a/ports/cortex_a8/gnu/src/tx_thread_irq_nesting_start.S b/ports/cortex_a8/gnu/src/tx_thread_irq_nesting_start.S
index a02846e6..35727b89 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_irq_nesting_start.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_irq_nesting_start.S
@@ -39,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -78,9 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_start
diff --git a/ports/cortex_a8/gnu/src/tx_thread_schedule.S b/ports/cortex_a8/gnu/src/tx_thread_schedule.S
index e36e01ed..6af94e94 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_schedule.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_schedule.S
@@ -53,7 +53,7 @@ $_tx_thread_schedule:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -92,9 +92,9 @@ $_tx_thread_schedule:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_schedule
diff --git a/ports/cortex_a8/gnu/src/tx_thread_stack_build.S b/ports/cortex_a8/gnu/src/tx_thread_stack_build.S
index 624670b4..7aa7c087 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_stack_build.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_stack_build.S
@@ -58,7 +58,7 @@ $_tx_thread_stack_build:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_stack_build ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -93,9 +93,9 @@ $_tx_thread_stack_build:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_stack_build
diff --git a/ports/cortex_a8/gnu/src/tx_thread_system_return.S b/ports/cortex_a8/gnu/src/tx_thread_system_return.S
index 13475407..6e59880d 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_system_return.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_system_return.S
@@ -57,7 +57,7 @@ $_tx_thread_system_return:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -95,9 +95,9 @@ $_tx_thread_system_return:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_system_return
diff --git a/ports/cortex_a8/gnu/src/tx_thread_vectored_context_save.S b/ports/cortex_a8/gnu/src/tx_thread_vectored_context_save.S
index f9ba7889..495e850a 100644
--- a/ports/cortex_a8/gnu/src/tx_thread_vectored_context_save.S
+++ b/ports/cortex_a8/gnu/src/tx_thread_vectored_context_save.S
@@ -40,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,9 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_vectored_context_save
diff --git a/ports/cortex_a8/gnu/src/tx_timer_interrupt.S b/ports/cortex_a8/gnu/src/tx_timer_interrupt.S
index 717d2620..1a4bc73b 100644
--- a/ports/cortex_a8/gnu/src/tx_timer_interrupt.S
+++ b/ports/cortex_a8/gnu/src/tx_timer_interrupt.S
@@ -64,7 +64,7 @@ $_tx_timer_interrupt:
/* FUNCTION RELEASE */
/* */
/* _tx_timer_interrupt ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -101,9 +101,9 @@ $_tx_timer_interrupt:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_timer_interrupt
diff --git a/ports/cortex_a9/ac6/src/tx_thread_context_restore.S b/ports/cortex_a9/ac6/src/tx_thread_context_restore.S
index fae7e72d..88c15c13 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_context_restore.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_context_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -50,7 +53,7 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -88,6 +91,9 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_restore
diff --git a/ports/cortex_a9/ac6/src/tx_thread_context_save.S b/ports/cortex_a9/ac6/src/tx_thread_context_save.S
index 7ac48c2e..e24425bb 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_context_save.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -36,7 +39,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -73,6 +76,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_save
diff --git a/ports/cortex_a9/ac6/src/tx_thread_fiq_context_restore.S b/ports/cortex_a9/ac6/src/tx_thread_fiq_context_restore.S
index 006be973..a0a834fb 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_fiq_context_restore.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_fiq_context_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
SVC_MODE = 0xD3 // SVC mode
FIQ_MODE = 0xD1 // FIQ mode
@@ -48,7 +51,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -86,6 +89,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_restore
diff --git a/ports/cortex_a9/ac6/src/tx_thread_fiq_context_save.S b/ports/cortex_a9/ac6/src/tx_thread_fiq_context_save.S
index 7db6a4c2..57b8d73b 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_fiq_context_save.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_fiq_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -37,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_save
diff --git a/ports/cortex_a9/ac6/src/tx_thread_fiq_nesting_end.S b/ports/cortex_a9/ac6/src/tx_thread_fiq_nesting_end.S
index b34d881e..f14a39eb 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_fiq_nesting_end.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_fiq_nesting_end.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
@@ -40,7 +43,7 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -82,6 +85,9 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_end
diff --git a/ports/cortex_a9/ac6/src/tx_thread_fiq_nesting_start.S b/ports/cortex_a9/ac6/src/tx_thread_fiq_nesting_start.S
index c9cd5a06..b4d61ac8 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_fiq_nesting_start.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_fiq_nesting_start.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
FIQ_DISABLE = 0x40 // FIQ disable bit
MODE_MASK = 0x1F // Mode mask
@@ -36,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_start
diff --git a/ports/cortex_a9/ac6/src/tx_thread_interrupt_control.S b/ports/cortex_a9/ac6/src/tx_thread_interrupt_control.S
index 63b1609a..8a3b4ede 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_interrupt_control.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_interrupt_control.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
INT_MASK = 0x03F
@@ -47,7 +50,7 @@ $_tx_thread_interrupt_control:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_control ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,6 +83,9 @@ $_tx_thread_interrupt_control:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_control
diff --git a/ports/cortex_a9/ac6/src/tx_thread_interrupt_disable.S b/ports/cortex_a9/ac6/src/tx_thread_interrupt_disable.S
index 13258808..f4b9e31b 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_interrupt_disable.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_interrupt_disable.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_disable for
applications calling this function from to 16-bit Thumb mode. */
@@ -44,7 +47,7 @@ $_tx_thread_interrupt_disable:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_disable ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,6 +79,9 @@ $_tx_thread_interrupt_disable:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_disable
diff --git a/ports/cortex_a9/ac6/src/tx_thread_interrupt_restore.S b/ports/cortex_a9/ac6/src/tx_thread_interrupt_restore.S
index 2d582511..9bd4cb30 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_interrupt_restore.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_interrupt_restore.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_restore for
applications calling this function from to 16-bit Thumb mode. */
@@ -44,7 +47,7 @@ $_tx_thread_interrupt_restore:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,6 +80,9 @@ $_tx_thread_interrupt_restore:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_restore
diff --git a/ports/cortex_a9/ac6/src/tx_thread_irq_nesting_end.S b/ports/cortex_a9/ac6/src/tx_thread_irq_nesting_end.S
index ec7e63c6..8c2f4b92 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_irq_nesting_end.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_irq_nesting_end.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
@@ -40,7 +43,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -82,6 +85,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_end
diff --git a/ports/cortex_a9/ac6/src/tx_thread_irq_nesting_start.S b/ports/cortex_a9/ac6/src/tx_thread_irq_nesting_start.S
index c69976ed..35727b89 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_irq_nesting_start.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_irq_nesting_start.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
IRQ_DISABLE = 0x80 // IRQ disable bit
MODE_MASK = 0x1F // Mode mask
@@ -36,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -75,6 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_start
diff --git a/ports/cortex_a9/ac6/src/tx_thread_schedule.S b/ports/cortex_a9/ac6/src/tx_thread_schedule.S
index 8330e9df..6af94e94 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_schedule.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_schedule.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_execute_ptr
.global _tx_thread_current_ptr
@@ -50,7 +53,7 @@ $_tx_thread_schedule:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,6 +92,9 @@ $_tx_thread_schedule:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_schedule
diff --git a/ports/cortex_a9/ac6/src/tx_thread_stack_build.S b/ports/cortex_a9/ac6/src/tx_thread_stack_build.S
index f413e673..7aa7c087 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_stack_build.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_stack_build.S
@@ -19,6 +19,10 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
.arm
SVC_MODE = 0x13 // SVC mode
@@ -54,7 +58,7 @@ $_tx_thread_stack_build:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_stack_build ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,6 +93,9 @@ $_tx_thread_stack_build:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_stack_build
diff --git a/ports/cortex_a9/ac6/src/tx_thread_system_return.S b/ports/cortex_a9/ac6/src/tx_thread_system_return.S
index cb7d62ce..6e59880d 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_system_return.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_system_return.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -54,7 +57,7 @@ $_tx_thread_system_return:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -92,6 +95,9 @@ $_tx_thread_system_return:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_system_return
diff --git a/ports/cortex_a9/ac6/src/tx_thread_vectored_context_save.S b/ports/cortex_a9/ac6/src/tx_thread_vectored_context_save.S
index d846223f..495e850a 100644
--- a/ports/cortex_a9/ac6/src/tx_thread_vectored_context_save.S
+++ b/ports/cortex_a9/ac6/src/tx_thread_vectored_context_save.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.global _tx_thread_system_state
.global _tx_thread_current_ptr
@@ -37,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -74,6 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_vectored_context_save
diff --git a/ports/cortex_a9/ac6/src/tx_timer_interrupt.S b/ports/cortex_a9/ac6/src/tx_timer_interrupt.S
index 7337ed0c..1a4bc73b 100644
--- a/ports/cortex_a9/ac6/src/tx_timer_interrupt.S
+++ b/ports/cortex_a9/ac6/src/tx_timer_interrupt.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -61,7 +64,7 @@ $_tx_timer_interrupt:
/* FUNCTION RELEASE */
/* */
/* _tx_timer_interrupt ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -98,6 +101,9 @@ $_tx_timer_interrupt:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_timer_interrupt
diff --git a/ports/cortex_a9/gnu/example_build/tx_initialize_low_level.S b/ports/cortex_a9/gnu/example_build/tx_initialize_low_level.S
index 7de5d3ce..4b324e0a 100644
--- a/ports/cortex_a9/gnu/example_build/tx_initialize_low_level.S
+++ b/ports/cortex_a9/gnu/example_build/tx_initialize_low_level.S
@@ -19,6 +19,9 @@
/** */
/**************************************************************************/
/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
.arm
@@ -64,7 +67,7 @@ $_tx_initialize_low_level:
/* FUNCTION RELEASE */
/* */
/* _tx_initialize_low_level ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -100,6 +103,9 @@ $_tx_initialize_low_level:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_initialize_low_level
diff --git a/ports/cortex_a9/gnu/src/tx_thread_context_restore.S b/ports/cortex_a9/gnu/src/tx_thread_context_restore.S
index 2d6e1566..88c15c13 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_context_restore.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_context_restore.S
@@ -53,7 +53,7 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -91,9 +91,9 @@ IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_restore
diff --git a/ports/cortex_a9/gnu/src/tx_thread_context_save.S b/ports/cortex_a9/gnu/src/tx_thread_context_save.S
index 7f88280f..e24425bb 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_context_save.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_context_save.S
@@ -39,7 +39,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -76,9 +76,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_context_save
diff --git a/ports/cortex_a9/gnu/src/tx_thread_fiq_context_restore.S b/ports/cortex_a9/gnu/src/tx_thread_fiq_context_restore.S
index 17ad02bf..a0a834fb 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_fiq_context_restore.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_fiq_context_restore.S
@@ -51,7 +51,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -89,9 +89,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_restore
diff --git a/ports/cortex_a9/gnu/src/tx_thread_fiq_context_save.S b/ports/cortex_a9/gnu/src/tx_thread_fiq_context_save.S
index 7ab2ee94..57b8d73b 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_fiq_context_save.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_fiq_context_save.S
@@ -40,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,9 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_context_save
diff --git a/ports/cortex_a9/gnu/src/tx_thread_fiq_nesting_end.S b/ports/cortex_a9/gnu/src/tx_thread_fiq_nesting_end.S
index 52282fc9..f14a39eb 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_fiq_nesting_end.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_fiq_nesting_end.S
@@ -43,7 +43,7 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -85,9 +85,9 @@ FIQ_MODE_BITS = 0x11 // FIQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_end
diff --git a/ports/cortex_a9/gnu/src/tx_thread_fiq_nesting_start.S b/ports/cortex_a9/gnu/src/tx_thread_fiq_nesting_start.S
index 3fd8c001..b4d61ac8 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_fiq_nesting_start.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_fiq_nesting_start.S
@@ -39,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_fiq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -78,9 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_fiq_nesting_start
diff --git a/ports/cortex_a9/gnu/src/tx_thread_interrupt_control.S b/ports/cortex_a9/gnu/src/tx_thread_interrupt_control.S
index 092e9a31..8a3b4ede 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_interrupt_control.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_interrupt_control.S
@@ -50,7 +50,7 @@ $_tx_thread_interrupt_control:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_control ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -83,9 +83,9 @@ $_tx_thread_interrupt_control:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_control
diff --git a/ports/cortex_a9/gnu/src/tx_thread_interrupt_disable.S b/ports/cortex_a9/gnu/src/tx_thread_interrupt_disable.S
index f6ff7824..f4b9e31b 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_interrupt_disable.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_interrupt_disable.S
@@ -47,7 +47,7 @@ $_tx_thread_interrupt_disable:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_disable ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -79,9 +79,9 @@ $_tx_thread_interrupt_disable:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_disable
diff --git a/ports/cortex_a9/gnu/src/tx_thread_interrupt_restore.S b/ports/cortex_a9/gnu/src/tx_thread_interrupt_restore.S
index 6543798e..9bd4cb30 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_interrupt_restore.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_interrupt_restore.S
@@ -47,7 +47,7 @@ $_tx_thread_interrupt_restore:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_interrupt_restore ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -80,9 +80,9 @@ $_tx_thread_interrupt_restore:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_interrupt_restore
diff --git a/ports/cortex_a9/gnu/src/tx_thread_irq_nesting_end.S b/ports/cortex_a9/gnu/src/tx_thread_irq_nesting_end.S
index ec64a2ae..8c2f4b92 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_irq_nesting_end.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_irq_nesting_end.S
@@ -23,7 +23,6 @@
#include "tx_user.h"
#endif
-
#ifdef TX_ENABLE_FIQ_SUPPORT
DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
#else
@@ -44,7 +43,7 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_end ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -86,9 +85,9 @@ IRQ_MODE_BITS = 0x12 // IRQ mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_end
diff --git a/ports/cortex_a9/gnu/src/tx_thread_irq_nesting_start.S b/ports/cortex_a9/gnu/src/tx_thread_irq_nesting_start.S
index 6835ef1e..35727b89 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_irq_nesting_start.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_irq_nesting_start.S
@@ -23,7 +23,6 @@
#include "tx_user.h"
#endif
-
IRQ_DISABLE = 0x80 // IRQ disable bit
MODE_MASK = 0x1F // Mode mask
SYS_MODE_BITS = 0x1F // System mode bits
@@ -40,7 +39,7 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* FUNCTION RELEASE */
/* */
/* _tx_thread_irq_nesting_start ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -79,9 +78,9 @@ SYS_MODE_BITS = 0x1F // System mode bits
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_irq_nesting_start
diff --git a/ports/cortex_a9/gnu/src/tx_thread_schedule.S b/ports/cortex_a9/gnu/src/tx_thread_schedule.S
index 2bd6548b..6af94e94 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_schedule.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_schedule.S
@@ -23,7 +23,6 @@
#include "tx_user.h"
#endif
-
.global _tx_thread_execute_ptr
.global _tx_thread_current_ptr
.global _tx_timer_time_slice
@@ -54,7 +53,7 @@ $_tx_thread_schedule:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_schedule ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -93,9 +92,9 @@ $_tx_thread_schedule:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_schedule
diff --git a/ports/cortex_a9/gnu/src/tx_thread_stack_build.S b/ports/cortex_a9/gnu/src/tx_thread_stack_build.S
index 624670b4..7aa7c087 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_stack_build.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_stack_build.S
@@ -58,7 +58,7 @@ $_tx_thread_stack_build:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_stack_build ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -93,9 +93,9 @@ $_tx_thread_stack_build:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_stack_build
diff --git a/ports/cortex_a9/gnu/src/tx_thread_system_return.S b/ports/cortex_a9/gnu/src/tx_thread_system_return.S
index 0c549f13..6e59880d 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_system_return.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_system_return.S
@@ -23,7 +23,6 @@
#include "tx_user.h"
#endif
-
.arm
@@ -58,7 +57,7 @@ $_tx_thread_system_return:
/* FUNCTION RELEASE */
/* */
/* _tx_thread_system_return ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -96,9 +95,9 @@ $_tx_thread_system_return:
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_system_return
diff --git a/ports/cortex_a9/gnu/src/tx_thread_vectored_context_save.S b/ports/cortex_a9/gnu/src/tx_thread_vectored_context_save.S
index f9ba7889..495e850a 100644
--- a/ports/cortex_a9/gnu/src/tx_thread_vectored_context_save.S
+++ b/ports/cortex_a9/gnu/src/tx_thread_vectored_context_save.S
@@ -40,7 +40,7 @@
/* FUNCTION RELEASE */
/* */
/* _tx_thread_vectored_context_save ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -77,9 +77,9 @@
/* resulting in version 6.1.9 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_thread_vectored_context_save
diff --git a/ports/cortex_a9/gnu/src/tx_timer_interrupt.S b/ports/cortex_a9/gnu/src/tx_timer_interrupt.S
index 717d2620..1a4bc73b 100644
--- a/ports/cortex_a9/gnu/src/tx_timer_interrupt.S
+++ b/ports/cortex_a9/gnu/src/tx_timer_interrupt.S
@@ -64,7 +64,7 @@ $_tx_timer_interrupt:
/* FUNCTION RELEASE */
/* */
/* _tx_timer_interrupt ARMv7-A */
-/* 6.1.11 */
+/* 6.x */
/* AUTHOR */
/* */
/* William E. Lamie, Microsoft Corporation */
@@ -101,9 +101,9 @@ $_tx_timer_interrupt:
/* 09-30-2020 William E. Lamie Initial Version 6.1 */
/* 04-25-2022 Zhen Kong Updated comments, */
/* resulting in version 6.1.11 */
-/* 03-08-2023 Cindy Deng Modified comment(s), added */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
/* #include tx_user.h, */
-/* resulting in version 6.2.1 */
+/* resulting in version 6.x */
/* */
/**************************************************************************/
.global _tx_timer_interrupt
diff --git a/ports_arch/ARMv7-A/README.md b/ports_arch/ARMv7-A/README.md
new file mode 100644
index 00000000..3041f196
--- /dev/null
+++ b/ports_arch/ARMv7-A/README.md
@@ -0,0 +1,5 @@
+# ARMv7-A architecture ports
+
+The ThreadX, ThreadX SMP, ThreadX Modules and ThreadX SMP Modules ports for ARMv7 share many files in common.
+To make work more efficient these files are internally tracked only once and copied over to specific ports for users.
+
diff --git a/ports_arch/ARMv7-A/threadx/common/example_build/sample_threadx.c b/ports_arch/ARMv7-A/threadx/common/example_build/sample_threadx.c
new file mode 100644
index 00000000..8c61de06
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/example_build/sample_threadx.c
@@ -0,0 +1,369 @@
+/* This is a small demo of the high-performance ThreadX kernel. It includes examples of eight
+ threads of different priorities, using a message queue, semaphore, mutex, event flags group,
+ byte pool, and block pool. */
+
+#include "tx_api.h"
+
+#define DEMO_STACK_SIZE 1024
+#define DEMO_BYTE_POOL_SIZE 9120
+#define DEMO_BLOCK_POOL_SIZE 100
+#define DEMO_QUEUE_SIZE 100
+
+
+/* Define the ThreadX object control blocks... */
+
+TX_THREAD thread_0;
+TX_THREAD thread_1;
+TX_THREAD thread_2;
+TX_THREAD thread_3;
+TX_THREAD thread_4;
+TX_THREAD thread_5;
+TX_THREAD thread_6;
+TX_THREAD thread_7;
+TX_QUEUE queue_0;
+TX_SEMAPHORE semaphore_0;
+TX_MUTEX mutex_0;
+TX_EVENT_FLAGS_GROUP event_flags_0;
+TX_BYTE_POOL byte_pool_0;
+TX_BLOCK_POOL block_pool_0;
+
+
+/* Define the counters used in the demo application... */
+
+ULONG thread_0_counter;
+ULONG thread_1_counter;
+ULONG thread_1_messages_sent;
+ULONG thread_2_counter;
+ULONG thread_2_messages_received;
+ULONG thread_3_counter;
+ULONG thread_4_counter;
+ULONG thread_5_counter;
+ULONG thread_6_counter;
+ULONG thread_7_counter;
+
+
+/* Define thread prototypes. */
+
+void thread_0_entry(ULONG thread_input);
+void thread_1_entry(ULONG thread_input);
+void thread_2_entry(ULONG thread_input);
+void thread_3_and_4_entry(ULONG thread_input);
+void thread_5_entry(ULONG thread_input);
+void thread_6_and_7_entry(ULONG thread_input);
+
+
+/* Define main entry point. */
+
+int main()
+{
+
+ /* Enter the ThreadX kernel. */
+ tx_kernel_enter();
+}
+
+
+/* Define what the initial system looks like. */
+
+void tx_application_define(void *first_unused_memory)
+{
+
+CHAR *pointer = TX_NULL;
+
+
+ /* Create a byte memory pool from which to allocate the thread stacks. */
+ tx_byte_pool_create(&byte_pool_0, "byte pool 0", first_unused_memory, DEMO_BYTE_POOL_SIZE);
+
+ /* Put system definition stuff in here, e.g. thread creates and other assorted
+ create information. */
+
+ /* Allocate the stack for thread 0. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create the main thread. */
+ tx_thread_create(&thread_0, "thread 0", thread_0_entry, 0,
+ pointer, DEMO_STACK_SIZE,
+ 1, 1, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+
+ /* Allocate the stack for thread 1. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 1 and 2. These threads pass information through a ThreadX
+ message queue. It is also interesting to note that these threads have a time
+ slice. */
+ tx_thread_create(&thread_1, "thread 1", thread_1_entry, 1,
+ pointer, DEMO_STACK_SIZE,
+ 16, 16, 4, TX_AUTO_START);
+
+ /* Allocate the stack for thread 2. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_2, "thread 2", thread_2_entry, 2,
+ pointer, DEMO_STACK_SIZE,
+ 16, 16, 4, TX_AUTO_START);
+
+ /* Allocate the stack for thread 3. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 3 and 4. These threads compete for a ThreadX counting semaphore.
+ An interesting thing here is that both threads share the same instruction area. */
+ tx_thread_create(&thread_3, "thread 3", thread_3_and_4_entry, 3,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 4. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_4, "thread 4", thread_3_and_4_entry, 4,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 5. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create thread 5. This thread simply pends on an event flag which will be set
+ by thread_0. */
+ tx_thread_create(&thread_5, "thread 5", thread_5_entry, 5,
+ pointer, DEMO_STACK_SIZE,
+ 4, 4, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 6. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 6 and 7. These threads compete for a ThreadX mutex. */
+ tx_thread_create(&thread_6, "thread 6", thread_6_and_7_entry, 6,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 7. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_7, "thread 7", thread_6_and_7_entry, 7,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the message queue. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_QUEUE_SIZE*sizeof(ULONG), TX_NO_WAIT);
+
+ /* Create the message queue shared by threads 1 and 2. */
+ tx_queue_create(&queue_0, "queue 0", TX_1_ULONG, pointer, DEMO_QUEUE_SIZE*sizeof(ULONG));
+
+ /* Create the semaphore used by threads 3 and 4. */
+ tx_semaphore_create(&semaphore_0, "semaphore 0", 1);
+
+ /* Create the event flags group used by threads 1 and 5. */
+ tx_event_flags_create(&event_flags_0, "event flags 0");
+
+ /* Create the mutex used by thread 6 and 7 without priority inheritance. */
+ tx_mutex_create(&mutex_0, "mutex 0", TX_NO_INHERIT);
+
+ /* Allocate the memory for a small block pool. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_BLOCK_POOL_SIZE, TX_NO_WAIT);
+
+ /* Create a block memory pool to allocate a message buffer from. */
+ tx_block_pool_create(&block_pool_0, "block pool 0", sizeof(ULONG), pointer, DEMO_BLOCK_POOL_SIZE);
+
+ /* Allocate a block and release the block memory. */
+ tx_block_allocate(&block_pool_0, (VOID **) &pointer, TX_NO_WAIT);
+
+ /* Release the block back to the pool. */
+ tx_block_release(pointer);
+}
+
+
+
+/* Define the test threads. */
+
+void thread_0_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This thread simply sits in while-forever-sleep loop. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_0_counter++;
+
+ /* Sleep for 10 ticks. */
+ tx_thread_sleep(10);
+
+ /* Set event flag 0 to wakeup thread 5. */
+ status = tx_event_flags_set(&event_flags_0, 0x1, TX_OR);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
+
+
+void thread_1_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This thread simply sends messages to a queue shared by thread 2. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_1_counter++;
+
+ /* Send message to queue 0. */
+ status = tx_queue_send(&queue_0, &thread_1_messages_sent, TX_WAIT_FOREVER);
+
+ /* Check completion status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Increment the message sent. */
+ thread_1_messages_sent++;
+ }
+}
+
+
+void thread_2_entry(ULONG thread_input)
+{
+
+ULONG received_message;
+UINT status;
+
+ /* This thread retrieves messages placed on the queue by thread 1. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_2_counter++;
+
+ /* Retrieve a message from the queue. */
+ status = tx_queue_receive(&queue_0, &received_message, TX_WAIT_FOREVER);
+
+ /* Check completion status and make sure the message is what we
+ expected. */
+ if ((status != TX_SUCCESS) || (received_message != thread_2_messages_received))
+ break;
+
+ /* Otherwise, all is okay. Increment the received message count. */
+ thread_2_messages_received++;
+ }
+}
+
+
+void thread_3_and_4_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This function is executed from thread 3 and thread 4. As the loop
+ below shows, these function compete for ownership of semaphore_0. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ if (thread_input == 3)
+ thread_3_counter++;
+ else
+ thread_4_counter++;
+
+ /* Get the semaphore with suspension. */
+ status = tx_semaphore_get(&semaphore_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Sleep for 2 ticks to hold the semaphore. */
+ tx_thread_sleep(2);
+
+ /* Release the semaphore. */
+ status = tx_semaphore_put(&semaphore_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
+
+
+void thread_5_entry(ULONG thread_input)
+{
+
+UINT status;
+ULONG actual_flags;
+
+
+ /* This thread simply waits for an event in a forever loop. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_5_counter++;
+
+ /* Wait for event flag 0. */
+ status = tx_event_flags_get(&event_flags_0, 0x1, TX_OR_CLEAR,
+ &actual_flags, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if ((status != TX_SUCCESS) || (actual_flags != 0x1))
+ break;
+ }
+}
+
+
+void thread_6_and_7_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This function is executed from thread 6 and thread 7. As the loop
+ below shows, these function compete for ownership of mutex_0. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ if (thread_input == 6)
+ thread_6_counter++;
+ else
+ thread_7_counter++;
+
+ /* Get the mutex with suspension. */
+ status = tx_mutex_get(&mutex_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Get the mutex again with suspension. This shows
+ that an owning thread may retrieve the mutex it
+ owns multiple times. */
+ status = tx_mutex_get(&mutex_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Sleep for 2 ticks to hold the mutex. */
+ tx_thread_sleep(2);
+
+ /* Release the mutex. */
+ status = tx_mutex_put(&mutex_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Release the mutex again. This will actually
+ release ownership since it was obtained twice. */
+ status = tx_mutex_put(&mutex_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
diff --git a/ports_arch/ARMv7-A/threadx/common/inc/tx_port.h b/ports_arch/ARMv7-A/threadx/common/inc/tx_port.h
new file mode 100644
index 00000000..6d5ee608
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/inc/tx_port.h
@@ -0,0 +1,331 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Port Specific */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+
+
+/**************************************************************************/
+/* */
+/* PORT SPECIFIC C INFORMATION RELEASE */
+/* */
+/* tx_port.h ARMv7-A */
+/* 6.1.12 */
+/* */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This file contains data type definitions that make the ThreadX */
+/* real-time kernel function identically on a variety of different */
+/* processor architectures. For example, the size or number of bits */
+/* in an "int" data type vary between microprocessor architectures and */
+/* even C compilers for the same microprocessor. ThreadX does not */
+/* directly use native C data types. Instead, ThreadX creates its */
+/* own special types that can be mapped to actual data types by this */
+/* file to guarantee consistency in the interface and functionality. */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 04-02-2021 Bhupendra Naphade Modified comment(s),updated */
+/* macro definition, */
+/* resulting in version 6.1.6 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* 07-29-2022 Scott Larson Updated comments, removed */
+/* unneeded temp variable, */
+/* resulting in version 6.1.12 */
+/* */
+/**************************************************************************/
+
+#ifndef TX_PORT_H
+#define TX_PORT_H
+
+
+/* Determine if the optional ThreadX user define file should be used. */
+
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+
+
+/* Yes, include the user defines in tx_user.h. The defines in this file may
+ alternately be defined on the command line. */
+
+#include "tx_user.h"
+#endif
+
+
+/* Define compiler library include files. */
+
+#include
+#include
+
+
+/* Define ThreadX basic types for this port. */
+
+#define VOID void
+typedef char CHAR;
+typedef unsigned char UCHAR;
+typedef int INT;
+typedef unsigned int UINT;
+typedef long LONG;
+typedef unsigned long ULONG;
+typedef short SHORT;
+typedef unsigned short USHORT;
+
+
+/* Define the priority levels for ThreadX. Legal values range
+ from 32 to 1024 and MUST be evenly divisible by 32. */
+
+#ifndef TX_MAX_PRIORITIES
+#define TX_MAX_PRIORITIES 32
+#endif
+
+
+/* Define the minimum stack for a ThreadX thread on this processor. If the size supplied during
+ thread creation is less than this value, the thread create call will return an error. */
+
+#ifndef TX_MINIMUM_STACK
+#define TX_MINIMUM_STACK 200 /* Minimum stack size for this port */
+#endif
+
+
+/* Define the system timer thread's default stack size and priority. These are only applicable
+ if TX_TIMER_PROCESS_IN_ISR is not defined. */
+
+#ifndef TX_TIMER_THREAD_STACK_SIZE
+#define TX_TIMER_THREAD_STACK_SIZE 1024 /* Default timer thread stack size */
+#endif
+
+#ifndef TX_TIMER_THREAD_PRIORITY
+#define TX_TIMER_THREAD_PRIORITY 0 /* Default timer thread priority */
+#endif
+
+
+/* Define various constants for the ThreadX ARM port. */
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+#define TX_INT_DISABLE 0xC0 /* Disable IRQ & FIQ interrupts */
+#else
+#define TX_INT_DISABLE 0x80 /* Disable IRQ interrupts */
+#endif
+#define TX_INT_ENABLE 0x00 /* Enable IRQ interrupts */
+
+
+/* Define the clock source for trace event entry time stamp. The following two item are port specific.
+ For example, if the time source is at the address 0x0a800024 and is 16-bits in size, the clock
+ source constants would be:
+
+#define TX_TRACE_TIME_SOURCE *((ULONG *) 0x0a800024)
+#define TX_TRACE_TIME_MASK 0x0000FFFFUL
+
+*/
+
+#ifndef TX_TRACE_TIME_SOURCE
+#define TX_TRACE_TIME_SOURCE ++_tx_trace_simulated_time
+#endif
+#ifndef TX_TRACE_TIME_MASK
+#define TX_TRACE_TIME_MASK 0xFFFFFFFFUL
+#endif
+
+
+/* Define the port specific options for the _tx_build_options variable. This variable indicates
+ how the ThreadX library was built. */
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+#define TX_FIQ_ENABLED 1
+#else
+#define TX_FIQ_ENABLED 0
+#endif
+
+#ifdef TX_ENABLE_IRQ_NESTING
+#define TX_IRQ_NESTING_ENABLED 2
+#else
+#define TX_IRQ_NESTING_ENABLED 0
+#endif
+
+#ifdef TX_ENABLE_FIQ_NESTING
+#define TX_FIQ_NESTING_ENABLED 4
+#else
+#define TX_FIQ_NESTING_ENABLED 0
+#endif
+
+#define TX_PORT_SPECIFIC_BUILD_OPTIONS TX_FIQ_ENABLED | TX_IRQ_NESTING_ENABLED | TX_FIQ_NESTING_ENABLED
+
+
+/* Define the in-line initialization constant so that modules with in-line
+ initialization capabilities can prevent their initialization from being
+ a function call. */
+
+#define TX_INLINE_INITIALIZATION
+
+
+/* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is
+ disabled. When the following is defined, ThreadX thread stack checking is enabled. If stack
+ checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING
+ define is negated, thereby forcing the stack fill which is necessary for the stack checking
+ logic. */
+
+#ifdef TX_ENABLE_STACK_CHECKING
+#undef TX_DISABLE_STACK_FILLING
+#endif
+
+
+/* Define the TX_THREAD control block extensions for this port. The main reason
+ for the multiple macros is so that backward compatibility can be maintained with
+ existing ThreadX kernel awareness modules. */
+
+#define TX_THREAD_EXTENSION_0
+#define TX_THREAD_EXTENSION_1
+#define TX_THREAD_EXTENSION_2 ULONG tx_thread_vfp_enable;
+#define TX_THREAD_EXTENSION_3
+
+
+/* Define the port extensions of the remaining ThreadX objects. */
+
+#define TX_BLOCK_POOL_EXTENSION
+#define TX_BYTE_POOL_EXTENSION
+#define TX_EVENT_FLAGS_GROUP_EXTENSION
+#define TX_MUTEX_EXTENSION
+#define TX_QUEUE_EXTENSION
+#define TX_SEMAPHORE_EXTENSION
+#define TX_TIMER_EXTENSION
+
+
+/* Define the user extension field of the thread control block. Nothing
+ additional is needed for this port so it is defined as white space. */
+
+#ifndef TX_THREAD_USER_EXTENSION
+#define TX_THREAD_USER_EXTENSION
+#endif
+
+
+/* Define the macros for processing extensions in tx_thread_create, tx_thread_delete,
+ tx_thread_shell_entry, and tx_thread_terminate. */
+
+
+#define TX_THREAD_CREATE_EXTENSION(thread_ptr)
+#define TX_THREAD_DELETE_EXTENSION(thread_ptr)
+#define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
+#define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
+
+
+/* Define the ThreadX object creation extensions for the remaining objects. */
+
+#define TX_BLOCK_POOL_CREATE_EXTENSION(pool_ptr)
+#define TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)
+#define TX_EVENT_FLAGS_GROUP_CREATE_EXTENSION(group_ptr)
+#define TX_MUTEX_CREATE_EXTENSION(mutex_ptr)
+#define TX_QUEUE_CREATE_EXTENSION(queue_ptr)
+#define TX_SEMAPHORE_CREATE_EXTENSION(semaphore_ptr)
+#define TX_TIMER_CREATE_EXTENSION(timer_ptr)
+
+
+/* Define the ThreadX object deletion extensions for the remaining objects. */
+
+#define TX_BLOCK_POOL_DELETE_EXTENSION(pool_ptr)
+#define TX_BYTE_POOL_DELETE_EXTENSION(pool_ptr)
+#define TX_EVENT_FLAGS_GROUP_DELETE_EXTENSION(group_ptr)
+#define TX_MUTEX_DELETE_EXTENSION(mutex_ptr)
+#define TX_QUEUE_DELETE_EXTENSION(queue_ptr)
+#define TX_SEMAPHORE_DELETE_EXTENSION(semaphore_ptr)
+#define TX_TIMER_DELETE_EXTENSION(timer_ptr)
+
+
+/* Determine if the ARM architecture has the CLZ instruction. This is available on
+ architectures v5 and above. If available, redefine the macro for calculating the
+ lowest bit set. */
+
+#if __TARGET_ARCH_ARM > 4
+
+#ifndef __thumb__
+
+#define TX_LOWEST_SET_BIT_CALCULATE(m, b) m = m & ((ULONG) (-((LONG) m))); \
+ asm volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) ); \
+ b = 31 - b;
+#endif
+#endif
+
+
+/* Define ThreadX interrupt lockout and restore macros for protection on
+ access of critical kernel information. The restore interrupt macro must
+ restore the interrupt posture of the running thread prior to the value
+ present prior to the disable macro. In most cases, the save area macro
+ is used to define a local function save area for the disable and restore
+ macros. */
+
+#ifdef __thumb__
+
+unsigned int _tx_thread_interrupt_disable(void);
+unsigned int _tx_thread_interrupt_restore(UINT old_posture);
+
+
+#define TX_INTERRUPT_SAVE_AREA UINT interrupt_save;
+
+#define TX_DISABLE interrupt_save = _tx_thread_interrupt_disable();
+#define TX_RESTORE _tx_thread_interrupt_restore(interrupt_save);
+
+#else
+
+#define TX_INTERRUPT_SAVE_AREA UINT interrupt_save;
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+#define TX_DISABLE asm volatile (" MRS %0,CPSR; CPSID if ": "=r" (interrupt_save) );
+#else
+#define TX_DISABLE asm volatile (" MRS %0,CPSR; CPSID i ": "=r" (interrupt_save) );
+#endif
+
+#define TX_RESTORE asm volatile (" MSR CPSR_c,%0 "::"r" (interrupt_save) );
+
+#endif
+
+
+/* Define VFP extension for the ARMv7-A. Each is assumed to be called in the context of the executing
+ thread. */
+
+void tx_thread_vfp_enable(void);
+void tx_thread_vfp_disable(void);
+
+
+/* Define the interrupt lockout macros for each ThreadX object. */
+
+#define TX_BLOCK_POOL_DISABLE TX_DISABLE
+#define TX_BYTE_POOL_DISABLE TX_DISABLE
+#define TX_EVENT_FLAGS_GROUP_DISABLE TX_DISABLE
+#define TX_MUTEX_DISABLE TX_DISABLE
+#define TX_QUEUE_DISABLE TX_DISABLE
+#define TX_SEMAPHORE_DISABLE TX_DISABLE
+
+
+/* Define the version ID of ThreadX. This may be utilized by the application. */
+
+#ifdef TX_THREAD_INIT
+CHAR _tx_version_id[] =
+ "Copyright (c) Microsoft Corporation. All rights reserved. * ThreadX ARMv7-A Version 6.2.1 *";
+#else
+extern CHAR _tx_version_id[];
+#endif
+
+
+#endif
+
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_context_restore.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_context_restore.S
new file mode 100644
index 00000000..88c15c13
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_context_restore.S
@@ -0,0 +1,228 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .arm
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+SVC_MODE = 0xD3 // Disable IRQ/FIQ, SVC mode
+IRQ_MODE = 0xD2 // Disable IRQ/FIQ, IRQ mode
+#else
+SVC_MODE = 0x93 // Disable IRQ, SVC mode
+IRQ_MODE = 0x92 // Disable IRQ, IRQ mode
+#endif
+
+ .global _tx_thread_system_state
+ .global _tx_thread_current_ptr
+ .global _tx_thread_execute_ptr
+ .global _tx_timer_time_slice
+ .global _tx_thread_schedule
+ .global _tx_thread_preempt_disable
+
+
+
+/* No 16-bit Thumb mode veneer code is needed for _tx_thread_context_restore
+ since it will never be called 16-bit mode. */
+
+ .arm
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_context_restore ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function restores the interrupt context if it is processing a */
+/* nested interrupt. If not, it returns to the interrupt thread if no */
+/* preemption is necessary. Otherwise, if preemption is necessary or */
+/* if no thread was running, the function returns to the scheduler. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* _tx_thread_schedule Thread scheduling routine */
+/* */
+/* CALLED BY */
+/* */
+/* ISRs Interrupt Service Routines */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 10-15-2021 William E. Lamie Modified comment(s), added */
+/* execution profile support, */
+/* resulting in version 6.1.9 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_context_restore
+ .type _tx_thread_context_restore,function
+_tx_thread_context_restore:
+
+ /* Lockout interrupts. */
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+ CPSID if // Disable IRQ and FIQ interrupts
+#else
+ CPSID i // Disable IRQ interrupts
+#endif
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR exit function to indicate an ISR is complete. */
+
+ BL _tx_execution_isr_exit // Call the ISR exit function
+#endif
+
+ /* Determine if interrupts are nested. */
+
+ LDR r3, =_tx_thread_system_state // Pickup address of system state variable
+ LDR r2, [r3] // Pickup system state
+ SUB r2, r2, #1 // Decrement the counter
+ STR r2, [r3] // Store the counter
+ CMP r2, #0 // Was this the first interrupt?
+ BEQ __tx_thread_not_nested_restore // If so, not a nested restore
+
+ /* Interrupts are nested. */
+
+ /* Just recover the saved registers and return to the point of
+ interrupt. */
+
+ LDMIA sp!, {r0, r10, r12, lr} // Recover SPSR, POI, and scratch regs
+ MSR SPSR_cxsf, r0 // Put SPSR back
+ LDMIA sp!, {r0-r3} // Recover r0-r3
+ MOVS pc, lr // Return to point of interrupt
+
+__tx_thread_not_nested_restore:
+
+ /* Determine if a thread was interrupted and no preemption is required. */
+
+ LDR r1, =_tx_thread_current_ptr // Pickup address of current thread ptr
+ LDR r0, [r1] // Pickup actual current thread pointer
+ CMP r0, #0 // Is it NULL?
+ BEQ __tx_thread_idle_system_restore // Yes, idle system was interrupted
+
+ LDR r3, =_tx_thread_preempt_disable // Pickup preempt disable address
+ LDR r2, [r3] // Pickup actual preempt disable flag
+ CMP r2, #0 // Is it set?
+ BNE __tx_thread_no_preempt_restore // Yes, don't preempt this thread
+ LDR r3, =_tx_thread_execute_ptr // Pickup address of execute thread ptr
+ LDR r2, [r3] // Pickup actual execute thread pointer
+ CMP r0, r2 // Is the same thread highest priority?
+ BNE __tx_thread_preempt_restore // No, preemption needs to happen
+
+
+__tx_thread_no_preempt_restore:
+
+ /* Recover the saved context and return to the point of interrupt. */
+
+ /* Pickup the saved stack pointer. */
+
+ /* Recover the saved context and return to the point of interrupt. */
+ LDMIA sp!, {r0, r10, r12, lr} // Recover SPSR, POI, and scratch regs
+ MSR SPSR_cxsf, r0 // Put SPSR back
+ LDMIA sp!, {r0-r3} // Recover r0-r3
+ MOVS pc, lr // Return to point of interrupt
+
+__tx_thread_preempt_restore:
+
+ LDMIA sp!, {r3, r10, r12, lr} // Recover temporarily saved registers
+ MOV r1, lr // Save lr (point of interrupt)
+ MOV r2, #SVC_MODE // Build SVC mode CPSR
+ MSR CPSR_c, r2 // Enter SVC mode
+ STR r1, [sp, #-4]! // Save point of interrupt
+ STMDB sp!, {r4-r12, lr} // Save upper half of registers
+ MOV r4, r3 // Save SPSR in r4
+ MOV r2, #IRQ_MODE // Build IRQ mode CPSR
+ MSR CPSR_c, r2 // Enter IRQ mode
+ LDMIA sp!, {r0-r3} // Recover r0-r3
+ MOV r5, #SVC_MODE // Build SVC mode CPSR
+ MSR CPSR_c, r5 // Enter SVC mode
+ STMDB sp!, {r0-r3} // Save r0-r3 on thread's stack
+
+ LDR r1, =_tx_thread_current_ptr // Pickup address of current thread ptr
+ LDR r0, [r1] // Pickup current thread pointer
+
+#ifdef TX_ENABLE_VFP_SUPPORT
+ LDR r2, [r0, #144] // Pickup the VFP enabled flag
+ CMP r2, #0 // Is the VFP enabled?
+ BEQ _tx_skip_irq_vfp_save // No, skip VFP IRQ save
+ VMRS r2, FPSCR // Pickup the FPSCR
+ STR r2, [sp, #-4]! // Save FPSCR
+ VSTMDB sp!, {D16-D31} // Save D16-D31
+ VSTMDB sp!, {D0-D15} // Save D0-D15
+
+_tx_skip_irq_vfp_save:
+
+#endif
+
+ MOV r3, #1 // Build interrupt stack type
+ STMDB sp!, {r3, r4} // Save interrupt stack type and SPSR
+ STR sp, [r0, #8] // Save stack pointer in thread control
+ // block
+
+ /* Save the remaining time-slice and disable it. */
+ LDR r3, =_tx_timer_time_slice // Pickup time-slice variable address
+ LDR r2, [r3] // Pickup time-slice
+ CMP r2, #0 // Is it active?
+ BEQ __tx_thread_dont_save_ts // No, don't save it
+ STR r2, [r0, #24] // Save thread's time-slice
+ MOV r2, #0 // Clear value
+ STR r2, [r3] // Disable global time-slice flag
+
+__tx_thread_dont_save_ts:
+
+ /* Clear the current task pointer. */
+ MOV r0, #0 // NULL value
+ STR r0, [r1] // Clear current thread pointer
+
+ /* Return to the scheduler. */
+ B _tx_thread_schedule // Return to scheduler
+
+__tx_thread_idle_system_restore:
+
+ /* Just return back to the scheduler! */
+ MOV r0, #SVC_MODE // Build SVC mode CPSR
+ MSR CPSR_c, r0 // Enter SVC mode
+ B _tx_thread_schedule // Return to scheduler
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_context_save.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_context_save.S
new file mode 100644
index 00000000..e24425bb
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_context_save.S
@@ -0,0 +1,178 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .global _tx_thread_system_state
+ .global _tx_thread_current_ptr
+ .global __tx_irq_processing_return
+
+
+/* No 16-bit Thumb mode veneer code is needed for _tx_thread_context_save
+ since it will never be called 16-bit mode. */
+
+ .arm
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_context_save ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function saves the context of an executing thread in the */
+/* beginning of interrupt processing. The function also ensures that */
+/* the system stack is used upon return to the calling ISR. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ISRs */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 10-15-2021 William E. Lamie Modified comment(s), added */
+/* execution profile support, */
+/* resulting in version 6.1.9 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_context_save
+ .type _tx_thread_context_save,function
+_tx_thread_context_save:
+
+ /* Upon entry to this routine, it is assumed that IRQ interrupts are locked
+ out, we are in IRQ mode, and all registers are intact. */
+
+ /* Check for a nested interrupt condition. */
+
+ STMDB sp!, {r0-r3} // Save some working registers
+#ifdef TX_ENABLE_FIQ_SUPPORT
+ CPSID if // Disable FIQ interrupts
+#endif
+ LDR r3, =_tx_thread_system_state // Pickup address of system state variable
+ LDR r2, [r3] // Pickup system state
+ CMP r2, #0 // Is this the first interrupt?
+ BEQ __tx_thread_not_nested_save // Yes, not a nested context save
+
+ /* Nested interrupt condition. */
+
+ ADD r2, r2, #1 // Increment the interrupt counter
+ STR r2, [r3] // Store it back in the variable
+
+ /* Save the rest of the scratch registers on the stack and return to the
+ calling ISR. */
+
+ MRS r0, SPSR // Pickup saved SPSR
+ SUB lr, lr, #4 // Adjust point of interrupt
+ STMDB sp!, {r0, r10, r12, lr} // Store other registers
+
+ /* Return to the ISR. */
+
+ MOV r10, #0 // Clear stack limit
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ PUSH {lr} // Save ISR lr
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ POP {lr} // Recover ISR lr
+#endif
+
+ B __tx_irq_processing_return // Continue IRQ processing
+
+__tx_thread_not_nested_save:
+
+ /* Otherwise, not nested, check to see if a thread was running. */
+ ADD r2, r2, #1 // Increment the interrupt counter
+ STR r2, [r3] // Store it back in the variable
+ LDR r1, =_tx_thread_current_ptr // Pickup address of current thread ptr
+ LDR r0, [r1] // Pickup current thread pointer
+ CMP r0, #0 // Is it NULL?
+ BEQ __tx_thread_idle_system_save // If so, interrupt occurred in
+ // scheduling loop - nothing needs saving!
+
+ /* Save minimal context of interrupted thread. */
+
+ MRS r2, SPSR // Pickup saved SPSR
+ SUB lr, lr, #4 // Adjust point of interrupt
+ STMDB sp!, {r2, r10, r12, lr} // Store other registers
+
+ MOV r10, #0 // Clear stack limit
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ PUSH {lr} // Save ISR lr
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ POP {lr} // Recover ISR lr
+#endif
+
+ B __tx_irq_processing_return // Continue IRQ processing
+
+__tx_thread_idle_system_save:
+
+ /* Interrupt occurred in the scheduling loop. */
+
+ /* Not much to do here, just adjust the stack pointer, and return to IRQ
+ processing. */
+
+ MOV r10, #0 // Clear stack limit
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ PUSH {lr} // Save ISR lr
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ POP {lr} // Recover ISR lr
+#endif
+
+ ADD sp, sp, #16 // Recover saved registers
+ B __tx_irq_processing_return // Continue IRQ processing
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_context_restore.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_context_restore.S
new file mode 100644
index 00000000..a0a834fb
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_context_restore.S
@@ -0,0 +1,229 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+SVC_MODE = 0xD3 // SVC mode
+FIQ_MODE = 0xD1 // FIQ mode
+MODE_MASK = 0x1F // Mode mask
+THUMB_MASK = 0x20 // Thumb bit mask
+IRQ_MODE_BITS = 0x12 // IRQ mode bits
+
+
+ .global _tx_thread_system_state
+ .global _tx_thread_current_ptr
+ .global _tx_thread_system_stack_ptr
+ .global _tx_thread_execute_ptr
+ .global _tx_timer_time_slice
+ .global _tx_thread_schedule
+ .global _tx_thread_preempt_disable
+ .global _tx_execution_isr_exit
+
+
+/* No 16-bit Thumb mode veneer code is needed for _tx_thread_fiq_context_restore
+ since it will never be called 16-bit mode. */
+
+ .arm
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_fiq_context_restore ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function restores the fiq interrupt context when processing a */
+/* nested interrupt. If not, it returns to the interrupt thread if no */
+/* preemption is necessary. Otherwise, if preemption is necessary or */
+/* if no thread was running, the function returns to the scheduler. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* _tx_thread_schedule Thread scheduling routine */
+/* */
+/* CALLED BY */
+/* */
+/* FIQ ISR Interrupt Service Routines */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 10-15-2021 William E. Lamie Modified comment(s), added */
+/* execution profile support, */
+/* resulting in version 6.1.9 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_fiq_context_restore
+ .type _tx_thread_fiq_context_restore,function
+_tx_thread_fiq_context_restore:
+
+ /* Lockout interrupts. */
+
+ CPSID if // Disable IRQ and FIQ interrupts
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR exit function to indicate an ISR is complete. */
+
+ BL _tx_execution_isr_exit // Call the ISR exit function
+#endif
+
+ /* Determine if interrupts are nested. */
+ LDR r3, =_tx_thread_system_state // Pickup address of system state variable
+ LDR r2, [r3] // Pickup system state
+ SUB r2, r2, #1 // Decrement the counter
+ STR r2, [r3] // Store the counter
+ CMP r2, #0 // Was this the first interrupt?
+ BEQ __tx_thread_fiq_not_nested_restore // If so, not a nested restore
+
+ /* Interrupts are nested. */
+
+ /* Just recover the saved registers and return to the point of
+ interrupt. */
+
+ LDMIA sp!, {r0, r10, r12, lr} // Recover SPSR, POI, and scratch regs
+ MSR SPSR_cxsf, r0 // Put SPSR back
+ LDMIA sp!, {r0-r3} // Recover r0-r3
+ MOVS pc, lr // Return to point of interrupt
+
+__tx_thread_fiq_not_nested_restore:
+
+ /* Determine if a thread was interrupted and no preemption is required. */
+
+ LDR r1, [sp] // Pickup the saved SPSR
+ MOV r2, #MODE_MASK // Build mask to isolate the interrupted mode
+ AND r1, r1, r2 // Isolate mode bits
+ CMP r1, #IRQ_MODE_BITS // Was an interrupt taken in IRQ mode before we
+ // got to context save? */
+ BEQ __tx_thread_fiq_no_preempt_restore // Yes, just go back to point of interrupt
+
+
+ LDR r1, =_tx_thread_current_ptr // Pickup address of current thread ptr
+ LDR r0, [r1] // Pickup actual current thread pointer
+ CMP r0, #0 // Is it NULL?
+ BEQ __tx_thread_fiq_idle_system_restore // Yes, idle system was interrupted
+
+ LDR r3, =_tx_thread_preempt_disable // Pickup preempt disable address
+ LDR r2, [r3] // Pickup actual preempt disable flag
+ CMP r2, #0 // Is it set?
+ BNE __tx_thread_fiq_no_preempt_restore // Yes, don't preempt this thread
+ LDR r3, =_tx_thread_execute_ptr // Pickup address of execute thread ptr
+ LDR r2, [r3] // Pickup actual execute thread pointer
+ CMP r0, r2 // Is the same thread highest priority?
+ BNE __tx_thread_fiq_preempt_restore // No, preemption needs to happen
+
+
+__tx_thread_fiq_no_preempt_restore:
+
+ /* Restore interrupted thread or ISR. */
+ /* Recover the saved context and return to the point of interrupt. */
+
+ LDMIA sp!, {r0, lr} // Recover SPSR, POI, and scratch regs
+ MSR SPSR_cxsf, r0 // Put SPSR back
+ LDMIA sp!, {r0-r3} // Recover r0-r3
+ MOVS pc, lr // Return to point of interrupt
+
+__tx_thread_fiq_preempt_restore:
+
+ LDMIA sp!, {r3, lr} // Recover temporarily saved registers
+ MOV r1, lr // Save lr (point of interrupt)
+ MOV r2, #SVC_MODE // Build SVC mode CPSR
+ MSR CPSR_c, r2 // Enter SVC mode
+ STR r1, [sp, #-4]! // Save point of interrupt
+ STMDB sp!, {r4-r12, lr} // Save upper half of registers
+ MOV r4, r3 // Save SPSR in r4
+ MOV r2, #FIQ_MODE // Build FIQ mode CPSR
+ MSR CPSR_c, r2 // Reenter FIQ mode
+ LDMIA sp!, {r0-r3} // Recover r0-r3
+ MOV r5, #SVC_MODE // Build SVC mode CPSR
+ MSR CPSR_c, r5 // Enter SVC mode
+ STMDB sp!, {r0-r3} // Save r0-r3 on thread's stack
+
+ LDR r1, =_tx_thread_current_ptr // Pickup address of current thread ptr
+ LDR r0, [r1] // Pickup current thread pointer
+
+#ifdef TX_ENABLE_VFP_SUPPORT
+ LDR r2, [r0, #144] // Pickup the VFP enabled flag
+ CMP r2, #0 // Is the VFP enabled?
+ BEQ _tx_skip_fiq_vfp_save // No, skip VFP IRQ save
+ VMRS r2, FPSCR // Pickup the FPSCR
+ STR r2, [sp, #-4]! // Save FPSCR
+ VSTMDB sp!, {D16-D31} // Save D16-D31
+ VSTMDB sp!, {D0-D15} // Save D0-D15
+_tx_skip_fiq_vfp_save:
+#endif
+
+ MOV r3, #1 // Build interrupt stack type
+ STMDB sp!, {r3, r4} // Save interrupt stack type and SPSR
+ STR sp, [r0, #8] // Save stack pointer in thread control
+ // block */
+ LDR r3, =_tx_timer_time_slice // Pickup time-slice variable address
+ LDR r2, [r3] // Pickup time-slice
+ CMP r2, #0 // Is it active?
+ BEQ __tx_thread_fiq_dont_save_ts // No, don't save it
+
+ STR r2, [r0, #24] // Save thread's time-slice
+ MOV r2, #0 // Clear value
+ STR r2, [r3] // Disable global time-slice flag
+
+__tx_thread_fiq_dont_save_ts:
+
+ /* Clear the current task pointer. */
+
+ MOV r0, #0 // NULL value
+ STR r0, [r1] // Clear current thread pointer
+
+ /* Return to the scheduler. */
+
+ B _tx_thread_schedule // Return to scheduler
+
+__tx_thread_fiq_idle_system_restore:
+
+ /* Just return back to the scheduler! */
+
+ ADD sp, sp, #24 // Recover FIQ stack space
+ MOV r3, #SVC_MODE // Build SVC mode CPSR
+ MSR CPSR_c, r3 // Lockout interrupts
+ B _tx_thread_schedule // Return to scheduler
+
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_context_save.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_context_save.S
new file mode 100644
index 00000000..57b8d73b
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_context_save.S
@@ -0,0 +1,184 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .global _tx_thread_system_state
+ .global _tx_thread_current_ptr
+ .global __tx_fiq_processing_return
+ .global _tx_execution_isr_enter
+
+
+/* No 16-bit Thumb mode veneer code is needed for _tx_thread_fiq_context_save
+ since it will never be called 16-bit mode. */
+
+ .arm
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_fiq_context_save ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function saves the context of an executing thread in the */
+/* beginning of interrupt processing. The function also ensures that */
+/* the system stack is used upon return to the calling ISR. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ISRs */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 10-15-2021 William E. Lamie Modified comment(s), added */
+/* execution profile support, */
+/* resulting in version 6.1.9 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_fiq_context_save
+ .type _tx_thread_fiq_context_save,function
+_tx_thread_fiq_context_save:
+
+ /* Upon entry to this routine, it is assumed that IRQ interrupts are locked
+ out, we are in IRQ mode, and all registers are intact. */
+
+ /* Check for a nested interrupt condition. */
+
+ STMDB sp!, {r0-r3} // Save some working registers
+ LDR r3, =_tx_thread_system_state // Pickup address of system state variable
+ LDR r2, [r3] // Pickup system state
+ CMP r2, #0 // Is this the first interrupt?
+ BEQ __tx_thread_fiq_not_nested_save // Yes, not a nested context save
+
+ /* Nested interrupt condition. */
+
+ ADD r2, r2, #1 // Increment the interrupt counter
+ STR r2, [r3] // Store it back in the variable
+
+ /* Save the rest of the scratch registers on the stack and return to the
+ calling ISR. */
+
+ MRS r0, SPSR // Pickup saved SPSR
+ SUB lr, lr, #4 // Adjust point of interrupt
+ STMDB sp!, {r0, r10, r12, lr} // Store other registers
+
+ /* Return to the ISR. */
+
+ MOV r10, #0 // Clear stack limit
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ PUSH {lr} // Save ISR lr
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ POP {lr} // Recover ISR lr
+#endif
+
+ B __tx_fiq_processing_return // Continue FIQ processing
+//
+__tx_thread_fiq_not_nested_save:
+
+ /* Otherwise, not nested, check to see if a thread was running. */
+
+ ADD r2, r2, #1 // Increment the interrupt counter
+ STR r2, [r3] // Store it back in the variable
+ LDR r1, =_tx_thread_current_ptr // Pickup address of current thread ptr
+ LDR r0, [r1] // Pickup current thread pointer
+ CMP r0, #0 // Is it NULL?
+ BEQ __tx_thread_fiq_idle_system_save // If so, interrupt occurred in
+ // scheduling loop - nothing needs saving!
+
+ /* Save minimal context of interrupted thread. */
+
+ MRS r2, SPSR // Pickup saved SPSR
+ SUB lr, lr, #4 // Adjust point of interrupt
+ STMDB sp!, {r2, lr} // Store other registers, Note that we don't
+ // need to save sl and ip since FIQ has
+ // copies of these registers. Nested
+ // interrupt processing does need to save
+ // these registers.
+
+ MOV r10, #0 // Clear stack limit
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ PUSH {lr} // Save ISR lr
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ POP {lr} // Recover ISR lr
+#endif
+
+ B __tx_fiq_processing_return // Continue FIQ processing
+
+__tx_thread_fiq_idle_system_save:
+
+ /* Interrupt occurred in the scheduling loop. */
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ PUSH {lr} // Save ISR lr
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ POP {lr} // Recover ISR lr
+#endif
+
+ /* Not much to do here, save the current SPSR and LR for possible
+ use in IRQ interrupted in idle system conditions, and return to
+ FIQ interrupt processing. */
+
+ MRS r0, SPSR // Pickup saved SPSR
+ SUB lr, lr, #4 // Adjust point of interrupt
+ STMDB sp!, {r0, lr} // Store other registers that will get used
+ // or stripped off the stack in context
+ // restore
+ B __tx_fiq_processing_return // Continue FIQ processing
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_nesting_end.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_nesting_end.S
new file mode 100644
index 00000000..f14a39eb
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_nesting_end.S
@@ -0,0 +1,110 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
+#else
+DISABLE_INTS = 0x80 // Disable IRQ interrupts
+#endif
+MODE_MASK = 0x1F // Mode mask
+FIQ_MODE_BITS = 0x11 // FIQ mode bits
+
+
+/* No 16-bit Thumb mode veneer code is needed for _tx_thread_fiq_nesting_end
+ since it will never be called 16-bit mode. */
+
+ .arm
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_fiq_nesting_end ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is called by the application from FIQ mode after */
+/* _tx_thread_fiq_nesting_start has been called and switches the FIQ */
+/* processing from system mode back to FIQ mode prior to the ISR */
+/* calling _tx_thread_fiq_context_restore. Note that this function */
+/* assumes the system stack pointer is in the same position after */
+/* nesting start function was called. */
+/* */
+/* This function assumes that the system mode stack pointer was setup */
+/* during low-level initialization (tx_initialize_low_level.s). */
+/* */
+/* This function returns with FIQ interrupts disabled. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ISRs */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_fiq_nesting_end
+ .type _tx_thread_fiq_nesting_end,function
+_tx_thread_fiq_nesting_end:
+ MOV r3,lr // Save ISR return address
+ MRS r0, CPSR // Pickup the CPSR
+ ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
+ MSR CPSR_c, r0 // Disable interrupts
+ LDMIA sp!, {r1, lr} // Pickup saved lr (and r1 throw-away for
+ // 8-byte alignment logic)
+ BIC r0, r0, #MODE_MASK // Clear mode bits
+ ORR r0, r0, #FIQ_MODE_BITS // Build IRQ mode CPSR
+ MSR CPSR_c, r0 // Reenter IRQ mode
+
+#ifdef __THUMB_INTERWORK
+ BX r3 // Return to caller
+#else
+ MOV pc, r3 // Return to caller
+#endif
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_nesting_start.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_nesting_start.S
new file mode 100644
index 00000000..b4d61ac8
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_fiq_nesting_start.S
@@ -0,0 +1,102 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+FIQ_DISABLE = 0x40 // FIQ disable bit
+MODE_MASK = 0x1F // Mode mask
+SYS_MODE_BITS = 0x1F // System mode bits
+
+
+/* No 16-bit Thumb mode veneer code is needed for _tx_thread_fiq_nesting_start
+ since it will never be called 16-bit mode. */
+
+ .arm
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_fiq_nesting_start ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is called by the application from FIQ mode after */
+/* _tx_thread_fiq_context_save has been called and switches the FIQ */
+/* processing to the system mode so nested FIQ interrupt processing */
+/* is possible (system mode has its own "lr" register). Note that */
+/* this function assumes that the system mode stack pointer was setup */
+/* during low-level initialization (tx_initialize_low_level.s). */
+/* */
+/* This function returns with FIQ interrupts enabled. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ISRs */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_fiq_nesting_start
+ .type _tx_thread_fiq_nesting_start,function
+_tx_thread_fiq_nesting_start:
+ MOV r3,lr // Save ISR return address
+ MRS r0, CPSR // Pickup the CPSR
+ BIC r0, r0, #MODE_MASK // Clear the mode bits
+ ORR r0, r0, #SYS_MODE_BITS // Build system mode CPSR
+ MSR CPSR_c, r0 // Enter system mode
+ STMDB sp!, {r1, lr} // Push the system mode lr on the system mode stack
+ // and push r1 just to keep 8-byte alignment
+ BIC r0, r0, #FIQ_DISABLE // Build enable FIQ CPSR
+ MSR CPSR_c, r0 // Enter system mode
+#ifdef __THUMB_INTERWORK
+ BX r3 // Return to caller
+#else
+ MOV pc, r3 // Return to caller
+#endif
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_interrupt_control.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_interrupt_control.S
new file mode 100644
index 00000000..8a3b4ede
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_interrupt_control.S
@@ -0,0 +1,110 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+INT_MASK = 0x03F
+
+
+/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_control for
+ applications calling this function from to 16-bit Thumb mode. */
+
+ .text
+ .align 2
+ .global $_tx_thread_interrupt_control
+$_tx_thread_interrupt_control:
+ .thumb
+ BX pc // Switch to 32-bit mode
+ NOP //
+ .arm
+ STMFD sp!, {lr} // Save return address
+ BL _tx_thread_interrupt_control // Call _tx_thread_interrupt_control function
+ LDMFD sp!, {lr} // Recover saved return address
+ BX lr // Return to 16-bit caller
+
+
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_interrupt_control ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is responsible for changing the interrupt lockout */
+/* posture of the system. */
+/* */
+/* INPUT */
+/* */
+/* new_posture New interrupt lockout posture */
+/* */
+/* OUTPUT */
+/* */
+/* old_posture Old interrupt lockout posture */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* Application Code */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_interrupt_control
+ .type _tx_thread_interrupt_control,function
+_tx_thread_interrupt_control:
+
+ /* Pickup current interrupt lockout posture. */
+
+ MRS r3, CPSR // Pickup current CPSR
+ MOV r2, #INT_MASK // Build interrupt mask
+ AND r1, r3, r2 // Clear interrupt lockout bits
+ ORR r1, r1, r0 // Or-in new interrupt lockout bits
+
+ /* Apply the new interrupt posture. */
+
+ MSR CPSR_c, r1 // Setup new CPSR
+ BIC r0, r3, r2 // Return previous interrupt mask
+#ifdef __THUMB_INTERWORK
+ BX lr // Return to caller
+#else
+ MOV pc, lr // Return to caller
+#endif
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_interrupt_disable.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_interrupt_disable.S
new file mode 100644
index 00000000..f4b9e31b
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_interrupt_disable.S
@@ -0,0 +1,107 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_disable for
+ applications calling this function from to 16-bit Thumb mode. */
+
+ .text
+ .align 2
+ .global $_tx_thread_interrupt_disable
+$_tx_thread_interrupt_disable:
+ .thumb
+ BX pc // Switch to 32-bit mode
+ NOP //
+ .arm
+ STMFD sp!, {lr} // Save return address
+ BL _tx_thread_interrupt_disable // Call _tx_thread_interrupt_disable function
+ LDMFD sp!, {lr} // Recover saved return address
+ BX lr // Return to 16-bit caller
+
+
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_interrupt_disable ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is responsible for disabling interrupts */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* old_posture Old interrupt lockout posture */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* Application Code */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_interrupt_disable
+ .type _tx_thread_interrupt_disable,function
+_tx_thread_interrupt_disable:
+
+ /* Pickup current interrupt lockout posture. */
+
+ MRS r0, CPSR // Pickup current CPSR
+
+ /* Mask interrupts. */
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+ CPSID if // Disable IRQ and FIQ
+#else
+ CPSID i // Disable IRQ
+#endif
+
+#ifdef __THUMB_INTERWORK
+ BX lr // Return to caller
+#else
+ MOV pc, lr // Return to caller
+#endif
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_interrupt_restore.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_interrupt_restore.S
new file mode 100644
index 00000000..9bd4cb30
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_interrupt_restore.S
@@ -0,0 +1,99 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+/* Define the 16-bit Thumb mode veneer for _tx_thread_interrupt_restore for
+ applications calling this function from to 16-bit Thumb mode. */
+
+ .text
+ .align 2
+ .global $_tx_thread_interrupt_restore
+$_tx_thread_interrupt_restore:
+ .thumb
+ BX pc // Switch to 32-bit mode
+ NOP //
+ .arm
+ STMFD sp!, {lr} // Save return address
+ BL _tx_thread_interrupt_restore // Call _tx_thread_interrupt_restore function
+ LDMFD sp!, {lr} // Recover saved return address
+ BX lr // Return to 16-bit caller
+
+
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_interrupt_restore ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is responsible for restoring interrupts to the state */
+/* returned by a previous _tx_thread_interrupt_disable call. */
+/* */
+/* INPUT */
+/* */
+/* old_posture Old interrupt lockout posture */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* Application Code */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_interrupt_restore
+ .type _tx_thread_interrupt_restore,function
+_tx_thread_interrupt_restore:
+
+ /* Apply the new interrupt posture. */
+
+ MSR CPSR_c, r0 // Setup new CPSR
+#ifdef __THUMB_INTERWORK
+ BX lr // Return to caller
+#else
+ MOV pc, lr // Return to caller
+#endif
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_irq_nesting_end.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_irq_nesting_end.S
new file mode 100644
index 00000000..8c2f4b92
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_irq_nesting_end.S
@@ -0,0 +1,109 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts
+#else
+DISABLE_INTS = 0x80 // Disable IRQ interrupts
+#endif
+MODE_MASK = 0x1F // Mode mask
+IRQ_MODE_BITS = 0x12 // IRQ mode bits
+
+
+/* No 16-bit Thumb mode veneer code is needed for _tx_thread_irq_nesting_end
+ since it will never be called 16-bit mode. */
+
+ .arm
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_irq_nesting_end ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is called by the application from IRQ mode after */
+/* _tx_thread_irq_nesting_start has been called and switches the IRQ */
+/* processing from system mode back to IRQ mode prior to the ISR */
+/* calling _tx_thread_context_restore. Note that this function */
+/* assumes the system stack pointer is in the same position after */
+/* nesting start function was called. */
+/* */
+/* This function assumes that the system mode stack pointer was setup */
+/* during low-level initialization (tx_initialize_low_level.s). */
+/* */
+/* This function returns with IRQ interrupts disabled. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ISRs */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_irq_nesting_end
+ .type _tx_thread_irq_nesting_end,function
+_tx_thread_irq_nesting_end:
+ MOV r3,lr // Save ISR return address
+ MRS r0, CPSR // Pickup the CPSR
+ ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
+ MSR CPSR_c, r0 // Disable interrupts
+ LDMIA sp!, {r1, lr} // Pickup saved lr (and r1 throw-away for
+ // 8-byte alignment logic)
+ BIC r0, r0, #MODE_MASK // Clear mode bits
+ ORR r0, r0, #IRQ_MODE_BITS // Build IRQ mode CPSR
+ MSR CPSR_c, r0 // Reenter IRQ mode
+#ifdef __THUMB_INTERWORK
+ BX r3 // Return to caller
+#else
+ MOV pc, r3 // Return to caller
+#endif
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_irq_nesting_start.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_irq_nesting_start.S
new file mode 100644
index 00000000..35727b89
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_irq_nesting_start.S
@@ -0,0 +1,102 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+IRQ_DISABLE = 0x80 // IRQ disable bit
+MODE_MASK = 0x1F // Mode mask
+SYS_MODE_BITS = 0x1F // System mode bits
+
+
+/* No 16-bit Thumb mode veneer code is needed for _tx_thread_irq_nesting_start
+ since it will never be called 16-bit mode. */
+
+ .arm
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_irq_nesting_start ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is called by the application from IRQ mode after */
+/* _tx_thread_context_save has been called and switches the IRQ */
+/* processing to the system mode so nested IRQ interrupt processing */
+/* is possible (system mode has its own "lr" register). Note that */
+/* this function assumes that the system mode stack pointer was setup */
+/* during low-level initialization (tx_initialize_low_level.s). */
+/* */
+/* This function returns with IRQ interrupts enabled. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ISRs */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_irq_nesting_start
+ .type _tx_thread_irq_nesting_start,function
+_tx_thread_irq_nesting_start:
+ MOV r3,lr // Save ISR return address
+ MRS r0, CPSR // Pickup the CPSR
+ BIC r0, r0, #MODE_MASK // Clear the mode bits
+ ORR r0, r0, #SYS_MODE_BITS // Build system mode CPSR
+ MSR CPSR_c, r0 // Enter system mode
+ STMDB sp!, {r1, lr} // Push the system mode lr on the system mode stack
+ // and push r1 just to keep 8-byte alignment
+ BIC r0, r0, #IRQ_DISABLE // Build enable IRQ CPSR
+ MSR CPSR_c, r0 // Enter system mode
+#ifdef __THUMB_INTERWORK
+ BX r3 // Return to caller
+#else
+ MOV pc, r3 // Return to caller
+#endif
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_schedule.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_schedule.S
new file mode 100644
index 00000000..6af94e94
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_schedule.S
@@ -0,0 +1,236 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .global _tx_thread_execute_ptr
+ .global _tx_thread_current_ptr
+ .global _tx_timer_time_slice
+
+
+/* Define the 16-bit Thumb mode veneer for _tx_thread_schedule for
+ applications calling this function from to 16-bit Thumb mode. */
+
+ .text
+ .align 2
+ .global $_tx_thread_schedule
+ .type $_tx_thread_schedule,function
+$_tx_thread_schedule:
+ .thumb
+ BX pc // Switch to 32-bit mode
+ NOP //
+ .arm
+ STMFD sp!, {lr} // Save return address
+ BL _tx_thread_schedule // Call _tx_thread_schedule function
+ LDMFD sp!, {lr} // Recover saved return address
+ BX lr // Return to 16-bit caller
+
+
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_schedule ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function waits for a thread control block pointer to appear in */
+/* the _tx_thread_execute_ptr variable. Once a thread pointer appears */
+/* in the variable, the corresponding thread is resumed. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_initialize_kernel_enter ThreadX entry function */
+/* _tx_thread_system_return Return to system from thread */
+/* _tx_thread_context_restore Restore thread's context */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 10-15-2021 William E. Lamie Modified comment(s), added */
+/* execution profile support, */
+/* resulting in version 6.1.9 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_schedule
+ .type _tx_thread_schedule,function
+_tx_thread_schedule:
+
+ /* Enable interrupts. */
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+ CPSIE if // Enable IRQ and FIQ interrupts
+#else
+ CPSIE i // Enable IRQ interrupts
+#endif
+
+ /* Wait for a thread to execute. */
+ LDR r1, =_tx_thread_execute_ptr // Address of thread execute ptr
+
+__tx_thread_schedule_loop:
+
+ LDR r0, [r1] // Pickup next thread to execute
+ CMP r0, #0 // Is it NULL?
+ BEQ __tx_thread_schedule_loop // If so, keep looking for a thread
+ /* Yes! We have a thread to execute. Lockout interrupts and
+ transfer control to it. */
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+ CPSID if // Disable IRQ and FIQ interrupts
+#else
+ CPSID i // Disable IRQ interrupts
+#endif
+
+ /* Setup the current thread pointer. */
+
+ LDR r1, =_tx_thread_current_ptr // Pickup address of current thread
+ STR r0, [r1] // Setup current thread pointer
+
+ /* Increment the run count for this thread. */
+
+ LDR r2, [r0, #4] // Pickup run counter
+ LDR r3, [r0, #24] // Pickup time-slice for this thread
+ ADD r2, r2, #1 // Increment thread run-counter
+ STR r2, [r0, #4] // Store the new run counter
+
+ /* Setup time-slice, if present. */
+
+ LDR r2, =_tx_timer_time_slice // Pickup address of time-slice
+ // variable
+ LDR sp, [r0, #8] // Switch stack pointers
+ STR r3, [r2] // Setup time-slice
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the thread entry function to indicate the thread is executing. */
+
+ MOV r5, r0 // Save r0
+ BL _tx_execution_thread_enter // Call the thread execution enter function
+ MOV r0, r5 // Restore r0
+#endif
+
+ /* Determine if an interrupt frame or a synchronous task suspension frame
+ is present. */
+
+ LDMIA sp!, {r4, r5} // Pickup the stack type and saved CPSR
+ CMP r4, #0 // Check for synchronous context switch
+ BEQ _tx_solicited_return
+ MSR SPSR_cxsf, r5 // Setup SPSR for return
+#ifdef TX_ENABLE_VFP_SUPPORT
+ LDR r1, [r0, #144] // Pickup the VFP enabled flag
+ CMP r1, #0 // Is the VFP enabled?
+ BEQ _tx_skip_interrupt_vfp_restore // No, skip VFP interrupt restore
+ VLDMIA sp!, {D0-D15} // Recover D0-D15
+ VLDMIA sp!, {D16-D31} // Recover D16-D31
+ LDR r4, [sp], #4 // Pickup FPSCR
+ VMSR FPSCR, r4 // Restore FPSCR
+_tx_skip_interrupt_vfp_restore:
+#endif
+ LDMIA sp!, {r0-r12, lr, pc}^ // Return to point of thread interrupt
+
+_tx_solicited_return:
+
+#ifdef TX_ENABLE_VFP_SUPPORT
+ LDR r1, [r0, #144] // Pickup the VFP enabled flag
+ CMP r1, #0 // Is the VFP enabled?
+ BEQ _tx_skip_solicited_vfp_restore // No, skip VFP solicited restore
+ VLDMIA sp!, {D8-D15} // Recover D8-D15
+ VLDMIA sp!, {D16-D31} // Recover D16-D31
+ LDR r4, [sp], #4 // Pickup FPSCR
+ VMSR FPSCR, r4 // Restore FPSCR
+_tx_skip_solicited_vfp_restore:
+#endif
+ MSR CPSR_cxsf, r5 // Recover CPSR
+ LDMIA sp!, {r4-r11, lr} // Return to thread synchronously
+#ifdef __THUMB_INTERWORK
+ BX lr // Return to caller
+#else
+ MOV pc, lr // Return to caller
+#endif
+
+#ifdef TX_ENABLE_VFP_SUPPORT
+
+ .global tx_thread_vfp_enable
+ .type tx_thread_vfp_enable,function
+tx_thread_vfp_enable:
+ MRS r2, CPSR // Pickup the CPSR
+#ifdef TX_ENABLE_FIQ_SUPPORT
+ CPSID if // Enable IRQ and FIQ interrupts
+#else
+ CPSID i // Enable IRQ interrupts
+#endif
+ LDR r0, =_tx_thread_current_ptr // Build current thread pointer address
+ LDR r1, [r0] // Pickup current thread pointer
+ CMP r1, #0 // Check for NULL thread pointer
+ BEQ __tx_no_thread_to_enable // If NULL, skip VFP enable
+ MOV r0, #1 // Build enable value
+ STR r0, [r1, #144] // Set the VFP enable flag (tx_thread_vfp_enable field in TX_THREAD)
+__tx_no_thread_to_enable:
+ MSR CPSR_cxsf, r2 // Recover CPSR
+ BX LR // Return to caller
+
+ .global tx_thread_vfp_disable
+ .type tx_thread_vfp_disable,function
+tx_thread_vfp_disable:
+ MRS r2, CPSR // Pickup the CPSR
+#ifdef TX_ENABLE_FIQ_SUPPORT
+ CPSID if // Enable IRQ and FIQ interrupts
+#else
+ CPSID i // Enable IRQ interrupts
+#endif
+ LDR r0, =_tx_thread_current_ptr // Build current thread pointer address
+ LDR r1, [r0] // Pickup current thread pointer
+ CMP r1, #0 // Check for NULL thread pointer
+ BEQ __tx_no_thread_to_disable // If NULL, skip VFP disable
+ MOV r0, #0 // Build disable value
+ STR r0, [r1, #144] // Clear the VFP enable flag (tx_thread_vfp_enable field in TX_THREAD)
+__tx_no_thread_to_disable:
+ MSR CPSR_cxsf, r2 // Recover CPSR
+ BX LR // Return to caller
+
+#endif
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_stack_build.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_stack_build.S
new file mode 100644
index 00000000..7aa7c087
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_stack_build.S
@@ -0,0 +1,171 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .arm
+
+SVC_MODE = 0x13 // SVC mode
+#ifdef TX_ENABLE_FIQ_SUPPORT
+CPSR_MASK = 0xDF // Mask initial CPSR, IRQ & FIQ interrupts enabled
+#else
+CPSR_MASK = 0x9F // Mask initial CPSR, IRQ interrupts enabled
+#endif
+
+
+/* Define the 16-bit Thumb mode veneer for _tx_thread_stack_build for
+ applications calling this function from to 16-bit Thumb mode. */
+
+ .text
+ .align 2
+ .thumb
+ .global $_tx_thread_stack_build
+ .type $_tx_thread_stack_build,function
+$_tx_thread_stack_build:
+ BX pc // Switch to 32-bit mode
+ NOP //
+ .arm
+ STMFD sp!, {lr} // Save return address
+ BL _tx_thread_stack_build // Call _tx_thread_stack_build function
+ LDMFD sp!, {lr} // Recover saved return address
+ BX lr // Return to 16-bit caller
+
+
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_stack_build ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function builds a stack frame on the supplied thread's stack. */
+/* The stack frame results in a fake interrupt return to the supplied */
+/* function pointer. */
+/* */
+/* INPUT */
+/* */
+/* thread_ptr Pointer to thread control blk */
+/* function_ptr Pointer to return function */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_thread_create Create thread service */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_stack_build
+ .type _tx_thread_stack_build,function
+_tx_thread_stack_build:
+
+
+ /* Build a fake interrupt frame. The form of the fake interrupt stack
+ on the ARMv7-A should look like the following after it is built:
+
+ Stack Top: 1 Interrupt stack frame type
+ CPSR Initial value for CPSR
+ a1 (r0) Initial value for a1
+ a2 (r1) Initial value for a2
+ a3 (r2) Initial value for a3
+ a4 (r3) Initial value for a4
+ v1 (r4) Initial value for v1
+ v2 (r5) Initial value for v2
+ v3 (r6) Initial value for v3
+ v4 (r7) Initial value for v4
+ v5 (r8) Initial value for v5
+ sb (r9) Initial value for sb
+ sl (r10) Initial value for sl
+ fp (r11) Initial value for fp
+ ip (r12) Initial value for ip
+ lr (r14) Initial value for lr
+ pc (r15) Initial value for
+ 0 For stack backtracing
+
+ Stack Bottom: (higher memory address) */
+
+ LDR r2, [r0, #16] // Pickup end of stack area
+ BIC r2, r2, #7 // Ensure 8-byte alignment
+ SUB r2, r2, #76 // Allocate space for the stack frame
+
+ /* Actually build the stack frame. */
+
+ MOV r3, #1 // Build interrupt stack type
+ STR r3, [r2, #0] // Store stack type
+ MOV r3, #0 // Build initial register value
+ STR r3, [r2, #8] // Store initial r0
+ STR r3, [r2, #12] // Store initial r1
+ STR r3, [r2, #16] // Store initial r2
+ STR r3, [r2, #20] // Store initial r3
+ STR r3, [r2, #24] // Store initial r4
+ STR r3, [r2, #28] // Store initial r5
+ STR r3, [r2, #32] // Store initial r6
+ STR r3, [r2, #36] // Store initial r7
+ STR r3, [r2, #40] // Store initial r8
+ STR r3, [r2, #44] // Store initial r9
+ LDR r3, [r0, #12] // Pickup stack starting address
+ STR r3, [r2, #48] // Store initial r10 (sl)
+ LDR r3,=_tx_thread_schedule // Pickup address of _tx_thread_schedule for GDB backtrace
+ STR r3, [r2, #60] // Store initial r14 (lr)
+ MOV r3, #0 // Build initial register value
+ STR r3, [r2, #52] // Store initial r11
+ STR r3, [r2, #56] // Store initial r12
+ STR r1, [r2, #64] // Store initial pc
+ STR r3, [r2, #68] // 0 for back-trace
+ MRS r1, CPSR // Pickup CPSR
+ BIC r1, r1, #CPSR_MASK // Mask mode bits of CPSR
+ ORR r3, r1, #SVC_MODE // Build CPSR, SVC mode, interrupts enabled
+ STR r3, [r2, #4] // Store initial CPSR
+
+ /* Setup stack pointer. */
+
+ STR r2, [r0, #8] // Save stack pointer in thread's
+ // control block
+#ifdef __THUMB_INTERWORK
+ BX lr // Return to caller
+#else
+ MOV pc, lr // Return to caller
+#endif
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_system_return.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_system_return.S
new file mode 100644
index 00000000..6e59880d
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_system_return.S
@@ -0,0 +1,168 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .arm
+
+
+ .global _tx_thread_current_ptr
+ .global _tx_timer_time_slice
+ .global _tx_thread_schedule
+
+
+
+/* Define the 16-bit Thumb mode veneer for _tx_thread_system_return for
+ applications calling this function from to 16-bit Thumb mode. */
+
+ .text
+ .align 2
+ .global $_tx_thread_system_return
+ .type $_tx_thread_system_return,function
+$_tx_thread_system_return:
+ .thumb
+ BX pc // Switch to 32-bit mode
+ NOP //
+ .arm
+ STMFD sp!, {lr} // Save return address
+ BL _tx_thread_system_return // Call _tx_thread_system_return function
+ LDMFD sp!, {lr} // Recover saved return address
+ BX lr // Return to 16-bit caller
+
+
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_system_return ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is target processor specific. It is used to transfer */
+/* control from a thread back to the ThreadX system. Only a */
+/* minimal context is saved since the compiler assumes temp registers */
+/* are going to get slicked by a function call anyway. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* _tx_thread_schedule Thread scheduling loop */
+/* */
+/* CALLED BY */
+/* */
+/* ThreadX components */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 10-15-2021 William E. Lamie Modified comment(s), added */
+/* execution profile support, */
+/* resulting in version 6.1.9 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_system_return
+ .type _tx_thread_system_return,function
+_tx_thread_system_return:
+
+ /* Save minimal context on the stack. */
+
+ STMDB sp!, {r4-r11, lr} // Save minimal context
+
+ LDR r4, =_tx_thread_current_ptr // Pickup address of current ptr
+ LDR r5, [r4] // Pickup current thread pointer
+
+#ifdef TX_ENABLE_VFP_SUPPORT
+ LDR r1, [r5, #144] // Pickup the VFP enabled flag
+ CMP r1, #0 // Is the VFP enabled?
+ BEQ _tx_skip_solicited_vfp_save // No, skip VFP solicited save
+ VMRS r1, FPSCR // Pickup the FPSCR
+ STR r1, [sp, #-4]! // Save FPSCR
+ VSTMDB sp!, {D16-D31} // Save D16-D31
+ VSTMDB sp!, {D8-D15} // Save D8-D15
+_tx_skip_solicited_vfp_save:
+#endif
+
+ MOV r0, #0 // Build a solicited stack type
+ MRS r1, CPSR // Pickup the CPSR
+ STMDB sp!, {r0-r1} // Save type and CPSR
+
+ /* Lockout interrupts. */
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+ CPSID if // Disable IRQ and FIQ interrupts
+#else
+ CPSID i // Disable IRQ interrupts
+#endif
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the thread exit function to indicate the thread is no longer executing. */
+
+ BL _tx_execution_thread_exit // Call the thread exit function
+#endif
+ MOV r3, r4 // Pickup address of current ptr
+ MOV r0, r5 // Pickup current thread pointer
+ LDR r2, =_tx_timer_time_slice // Pickup address of time slice
+ LDR r1, [r2] // Pickup current time slice
+
+ /* Save current stack and switch to system stack. */
+
+ STR sp, [r0, #8] // Save thread stack pointer
+
+ /* Determine if the time-slice is active. */
+
+ MOV r4, #0 // Build clear value
+ CMP r1, #0 // Is a time-slice active?
+ BEQ __tx_thread_dont_save_ts // No, don't save the time-slice
+
+ /* Save time-slice for the thread and clear the current time-slice. */
+
+ STR r4, [r2] // Clear time-slice
+ STR r1, [r0, #24] // Save current time-slice
+
+__tx_thread_dont_save_ts:
+
+ /* Clear the current thread pointer. */
+
+ STR r4, [r3] // Clear current thread pointer
+ B _tx_thread_schedule // Jump to scheduler!
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_thread_vectored_context_save.S b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_vectored_context_save.S
new file mode 100644
index 00000000..495e850a
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_thread_vectored_context_save.S
@@ -0,0 +1,171 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .global _tx_thread_system_state
+ .global _tx_thread_current_ptr
+ .global _tx_execution_isr_enter
+
+
+
+/* No 16-bit Thumb mode veneer code is needed for _tx_thread_vectored_context_save
+ since it will never be called 16-bit mode. */
+
+ .arm
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_vectored_context_save ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function saves the context of an executing thread in the */
+/* beginning of interrupt processing. The function also ensures that */
+/* the system stack is used upon return to the calling ISR. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ISRs */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 10-15-2021 William E. Lamie Modified comment(s), added */
+/* execution profile support, */
+/* resulting in version 6.1.9 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_vectored_context_save
+ .type _tx_thread_vectored_context_save,function
+_tx_thread_vectored_context_save:
+
+ /* Upon entry to this routine, it is assumed that IRQ interrupts are locked
+ out, we are in IRQ mode, and all registers are intact. */
+
+ /* Check for a nested interrupt condition. */
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+ CPSID if // Disable IRQ and FIQ interrupts
+#endif
+ LDR r3, =_tx_thread_system_state // Pickup address of system state variable
+ LDR r2, [r3, #0] // Pickup system state
+ CMP r2, #0 // Is this the first interrupt?
+ BEQ __tx_thread_not_nested_save // Yes, not a nested context save
+
+ /* Nested interrupt condition. */
+
+ ADD r2, r2, #1 // Increment the interrupt counter
+ STR r2, [r3, #0] // Store it back in the variable
+
+ /* Note: Minimal context of interrupted thread is already saved. */
+
+ /* Return to the ISR. */
+
+ MOV r10, #0 // Clear stack limit
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ PUSH {lr} // Save ISR lr
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ POP {lr} // Recover ISR lr
+#endif
+
+ MOV pc, lr // Return to caller
+
+__tx_thread_not_nested_save:
+
+ /* Otherwise, not nested, check to see if a thread was running. */
+
+ ADD r2, r2, #1 // Increment the interrupt counter
+ STR r2, [r3, #0] // Store it back in the variable
+ LDR r1, =_tx_thread_current_ptr // Pickup address of current thread ptr
+ LDR r0, [r1, #0] // Pickup current thread pointer
+ CMP r0, #0 // Is it NULL?
+ BEQ __tx_thread_idle_system_save // If so, interrupt occurred in
+ // scheduling loop - nothing needs saving!
+ /* Note: Minimal context of interrupted thread is already saved. */
+
+ /* Save the current stack pointer in the thread's control block. */
+
+ MOV r10, #0 // Clear stack limit
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ PUSH {lr} // Save ISR lr
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ POP {lr} // Recover ISR lr
+#endif
+
+ MOV pc, lr // Return to caller
+
+__tx_thread_idle_system_save:
+
+ /* Interrupt occurred in the scheduling loop. */
+
+ /* Not much to do here, just adjust the stack pointer, and return to IRQ
+ processing. */
+
+ MOV r10, #0 // Clear stack limit
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ PUSH {lr} // Save ISR lr
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ POP {lr} // Recover ISR lr
+#endif
+
+ ADD sp, sp, #32 // Recover saved registers
+ MOV pc, lr // Return to caller
diff --git a/ports_arch/ARMv7-A/threadx/common/src/tx_timer_interrupt.S b/ports_arch/ARMv7-A/threadx/common/src/tx_timer_interrupt.S
new file mode 100644
index 00000000..1a4bc73b
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/common/src/tx_timer_interrupt.S
@@ -0,0 +1,237 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Timer */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .arm
+
+
+/* Define Assembly language external references... */
+
+ .global _tx_timer_time_slice
+ .global _tx_timer_system_clock
+ .global _tx_timer_current_ptr
+ .global _tx_timer_list_start
+ .global _tx_timer_list_end
+ .global _tx_timer_expired_time_slice
+ .global _tx_timer_expired
+ .global _tx_thread_time_slice
+
+
+
+/* Define the 16-bit Thumb mode veneer for _tx_timer_interrupt for
+ applications calling this function from to 16-bit Thumb mode. */
+
+ .text
+ .align 2
+ .thumb
+ .global $_tx_timer_interrupt
+ .type $_tx_timer_interrupt,function
+$_tx_timer_interrupt:
+ BX pc // Switch to 32-bit mode
+ NOP //
+ .arm
+ STMFD sp!, {lr} // Save return address
+ BL _tx_timer_interrupt // Call _tx_timer_interrupt function
+ LDMFD sp!, {lr} // Recover saved return address
+ BX lr // Return to 16-bit caller
+
+
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_timer_interrupt ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function processes the hardware timer interrupt. This */
+/* processing includes incrementing the system clock and checking for */
+/* time slice and/or timer expiration. If either is found, the */
+/* interrupt context save/restore functions are called along with the */
+/* expiration functions. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* _tx_thread_time_slice Time slice interrupted thread */
+/* _tx_timer_expiration_process Timer expiration processing */
+/* */
+/* CALLED BY */
+/* */
+/* interrupt vector */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_timer_interrupt
+ .type _tx_timer_interrupt,function
+_tx_timer_interrupt:
+
+ /* Upon entry to this routine, it is assumed that context save has already
+ been called, and therefore the compiler scratch registers are available
+ for use. */
+
+ /* Increment the system clock. */
+
+ LDR r1, =_tx_timer_system_clock // Pickup address of system clock
+ LDR r0, [r1] // Pickup system clock
+ ADD r0, r0, #1 // Increment system clock
+ STR r0, [r1] // Store new system clock
+
+ /* Test for time-slice expiration. */
+
+ LDR r3, =_tx_timer_time_slice // Pickup address of time-slice
+ LDR r2, [r3] // Pickup time-slice
+ CMP r2, #0 // Is it non-active?
+ BEQ __tx_timer_no_time_slice // Yes, skip time-slice processing
+
+ /* Decrement the time_slice. */
+
+ SUB r2, r2, #1 // Decrement the time-slice
+ STR r2, [r3] // Store new time-slice value
+
+ /* Check for expiration. */
+
+ CMP r2, #0 // Has it expired?
+ BNE __tx_timer_no_time_slice // No, skip expiration processing
+
+ /* Set the time-slice expired flag. */
+
+ LDR r3, =_tx_timer_expired_time_slice // Pickup address of expired flag
+ MOV r0, #1 // Build expired value
+ STR r0, [r3] // Set time-slice expiration flag
+
+__tx_timer_no_time_slice:
+
+ /* Test for timer expiration. */
+
+ LDR r1, =_tx_timer_current_ptr // Pickup current timer pointer address
+ LDR r0, [r1] // Pickup current timer
+ LDR r2, [r0] // Pickup timer list entry
+ CMP r2, #0 // Is there anything in the list?
+ BEQ __tx_timer_no_timer // No, just increment the timer
+
+ /* Set expiration flag. */
+
+ LDR r3, =_tx_timer_expired // Pickup expiration flag address
+ MOV r2, #1 // Build expired value
+ STR r2, [r3] // Set expired flag
+ B __tx_timer_done // Finished timer processing
+
+__tx_timer_no_timer:
+
+ /* No timer expired, increment the timer pointer. */
+ ADD r0, r0, #4 // Move to next timer
+
+ /* Check for wraparound. */
+
+ LDR r3, =_tx_timer_list_end // Pickup address of timer list end
+ LDR r2, [r3] // Pickup list end
+ CMP r0, r2 // Are we at list end?
+ BNE __tx_timer_skip_wrap // No, skip wraparound logic
+
+ /* Wrap to beginning of list. */
+
+ LDR r3, =_tx_timer_list_start // Pickup address of timer list start
+ LDR r0, [r3] // Set current pointer to list start
+
+__tx_timer_skip_wrap:
+
+ STR r0, [r1] // Store new current timer pointer
+
+__tx_timer_done:
+
+ /* See if anything has expired. */
+
+ LDR r3, =_tx_timer_expired_time_slice // Pickup address of expired flag
+ LDR r2, [r3] // Pickup time-slice expired flag
+ CMP r2, #0 // Did a time-slice expire?
+ BNE __tx_something_expired // If non-zero, time-slice expired
+ LDR r1, =_tx_timer_expired // Pickup address of other expired flag
+ LDR r0, [r1] // Pickup timer expired flag
+ CMP r0, #0 // Did a timer expire?
+ BEQ __tx_timer_nothing_expired // No, nothing expired
+
+__tx_something_expired:
+
+ STMDB sp!, {r0, lr} // Save the lr register on the stack
+ // and save r0 just to keep 8-byte alignment
+
+ /* Did a timer expire? */
+
+ LDR r1, =_tx_timer_expired // Pickup address of expired flag
+ LDR r0, [r1] // Pickup timer expired flag
+ CMP r0, #0 // Check for timer expiration
+ BEQ __tx_timer_dont_activate // If not set, skip timer activation
+
+ /* Process timer expiration. */
+ BL _tx_timer_expiration_process // Call the timer expiration handling routine
+
+__tx_timer_dont_activate:
+
+ /* Did time slice expire? */
+
+ LDR r3, =_tx_timer_expired_time_slice // Pickup address of time-slice expired
+ LDR r2, [r3] // Pickup the actual flag
+ CMP r2, #0 // See if the flag is set
+ BEQ __tx_timer_not_ts_expiration // No, skip time-slice processing
+
+ /* Time slice interrupted thread. */
+
+ BL _tx_thread_time_slice // Call time-slice processing
+
+__tx_timer_not_ts_expiration:
+
+ LDMIA sp!, {r0, lr} // Recover lr register (r0 is just there for
+ // the 8-byte stack alignment
+
+__tx_timer_nothing_expired:
+
+#ifdef __THUMB_INTERWORK
+ BX lr // Return to caller
+#else
+ MOV pc, lr // Return to caller
+#endif
diff --git a/ports_arch/ARMv7-A/threadx/ports/ac5/example_build/sample_threadx.c b/ports_arch/ARMv7-A/threadx/ports/ac5/example_build/sample_threadx.c
new file mode 100644
index 00000000..8c61de06
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/ac5/example_build/sample_threadx.c
@@ -0,0 +1,369 @@
+/* This is a small demo of the high-performance ThreadX kernel. It includes examples of eight
+ threads of different priorities, using a message queue, semaphore, mutex, event flags group,
+ byte pool, and block pool. */
+
+#include "tx_api.h"
+
+#define DEMO_STACK_SIZE 1024
+#define DEMO_BYTE_POOL_SIZE 9120
+#define DEMO_BLOCK_POOL_SIZE 100
+#define DEMO_QUEUE_SIZE 100
+
+
+/* Define the ThreadX object control blocks... */
+
+TX_THREAD thread_0;
+TX_THREAD thread_1;
+TX_THREAD thread_2;
+TX_THREAD thread_3;
+TX_THREAD thread_4;
+TX_THREAD thread_5;
+TX_THREAD thread_6;
+TX_THREAD thread_7;
+TX_QUEUE queue_0;
+TX_SEMAPHORE semaphore_0;
+TX_MUTEX mutex_0;
+TX_EVENT_FLAGS_GROUP event_flags_0;
+TX_BYTE_POOL byte_pool_0;
+TX_BLOCK_POOL block_pool_0;
+
+
+/* Define the counters used in the demo application... */
+
+ULONG thread_0_counter;
+ULONG thread_1_counter;
+ULONG thread_1_messages_sent;
+ULONG thread_2_counter;
+ULONG thread_2_messages_received;
+ULONG thread_3_counter;
+ULONG thread_4_counter;
+ULONG thread_5_counter;
+ULONG thread_6_counter;
+ULONG thread_7_counter;
+
+
+/* Define thread prototypes. */
+
+void thread_0_entry(ULONG thread_input);
+void thread_1_entry(ULONG thread_input);
+void thread_2_entry(ULONG thread_input);
+void thread_3_and_4_entry(ULONG thread_input);
+void thread_5_entry(ULONG thread_input);
+void thread_6_and_7_entry(ULONG thread_input);
+
+
+/* Define main entry point. */
+
+int main()
+{
+
+ /* Enter the ThreadX kernel. */
+ tx_kernel_enter();
+}
+
+
+/* Define what the initial system looks like. */
+
+void tx_application_define(void *first_unused_memory)
+{
+
+CHAR *pointer = TX_NULL;
+
+
+ /* Create a byte memory pool from which to allocate the thread stacks. */
+ tx_byte_pool_create(&byte_pool_0, "byte pool 0", first_unused_memory, DEMO_BYTE_POOL_SIZE);
+
+ /* Put system definition stuff in here, e.g. thread creates and other assorted
+ create information. */
+
+ /* Allocate the stack for thread 0. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create the main thread. */
+ tx_thread_create(&thread_0, "thread 0", thread_0_entry, 0,
+ pointer, DEMO_STACK_SIZE,
+ 1, 1, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+
+ /* Allocate the stack for thread 1. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 1 and 2. These threads pass information through a ThreadX
+ message queue. It is also interesting to note that these threads have a time
+ slice. */
+ tx_thread_create(&thread_1, "thread 1", thread_1_entry, 1,
+ pointer, DEMO_STACK_SIZE,
+ 16, 16, 4, TX_AUTO_START);
+
+ /* Allocate the stack for thread 2. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_2, "thread 2", thread_2_entry, 2,
+ pointer, DEMO_STACK_SIZE,
+ 16, 16, 4, TX_AUTO_START);
+
+ /* Allocate the stack for thread 3. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 3 and 4. These threads compete for a ThreadX counting semaphore.
+ An interesting thing here is that both threads share the same instruction area. */
+ tx_thread_create(&thread_3, "thread 3", thread_3_and_4_entry, 3,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 4. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_4, "thread 4", thread_3_and_4_entry, 4,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 5. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create thread 5. This thread simply pends on an event flag which will be set
+ by thread_0. */
+ tx_thread_create(&thread_5, "thread 5", thread_5_entry, 5,
+ pointer, DEMO_STACK_SIZE,
+ 4, 4, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 6. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 6 and 7. These threads compete for a ThreadX mutex. */
+ tx_thread_create(&thread_6, "thread 6", thread_6_and_7_entry, 6,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 7. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_7, "thread 7", thread_6_and_7_entry, 7,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the message queue. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_QUEUE_SIZE*sizeof(ULONG), TX_NO_WAIT);
+
+ /* Create the message queue shared by threads 1 and 2. */
+ tx_queue_create(&queue_0, "queue 0", TX_1_ULONG, pointer, DEMO_QUEUE_SIZE*sizeof(ULONG));
+
+ /* Create the semaphore used by threads 3 and 4. */
+ tx_semaphore_create(&semaphore_0, "semaphore 0", 1);
+
+ /* Create the event flags group used by threads 1 and 5. */
+ tx_event_flags_create(&event_flags_0, "event flags 0");
+
+ /* Create the mutex used by thread 6 and 7 without priority inheritance. */
+ tx_mutex_create(&mutex_0, "mutex 0", TX_NO_INHERIT);
+
+ /* Allocate the memory for a small block pool. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_BLOCK_POOL_SIZE, TX_NO_WAIT);
+
+ /* Create a block memory pool to allocate a message buffer from. */
+ tx_block_pool_create(&block_pool_0, "block pool 0", sizeof(ULONG), pointer, DEMO_BLOCK_POOL_SIZE);
+
+ /* Allocate a block and release the block memory. */
+ tx_block_allocate(&block_pool_0, (VOID **) &pointer, TX_NO_WAIT);
+
+ /* Release the block back to the pool. */
+ tx_block_release(pointer);
+}
+
+
+
+/* Define the test threads. */
+
+void thread_0_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This thread simply sits in while-forever-sleep loop. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_0_counter++;
+
+ /* Sleep for 10 ticks. */
+ tx_thread_sleep(10);
+
+ /* Set event flag 0 to wakeup thread 5. */
+ status = tx_event_flags_set(&event_flags_0, 0x1, TX_OR);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
+
+
+void thread_1_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This thread simply sends messages to a queue shared by thread 2. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_1_counter++;
+
+ /* Send message to queue 0. */
+ status = tx_queue_send(&queue_0, &thread_1_messages_sent, TX_WAIT_FOREVER);
+
+ /* Check completion status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Increment the message sent. */
+ thread_1_messages_sent++;
+ }
+}
+
+
+void thread_2_entry(ULONG thread_input)
+{
+
+ULONG received_message;
+UINT status;
+
+ /* This thread retrieves messages placed on the queue by thread 1. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_2_counter++;
+
+ /* Retrieve a message from the queue. */
+ status = tx_queue_receive(&queue_0, &received_message, TX_WAIT_FOREVER);
+
+ /* Check completion status and make sure the message is what we
+ expected. */
+ if ((status != TX_SUCCESS) || (received_message != thread_2_messages_received))
+ break;
+
+ /* Otherwise, all is okay. Increment the received message count. */
+ thread_2_messages_received++;
+ }
+}
+
+
+void thread_3_and_4_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This function is executed from thread 3 and thread 4. As the loop
+ below shows, these function compete for ownership of semaphore_0. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ if (thread_input == 3)
+ thread_3_counter++;
+ else
+ thread_4_counter++;
+
+ /* Get the semaphore with suspension. */
+ status = tx_semaphore_get(&semaphore_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Sleep for 2 ticks to hold the semaphore. */
+ tx_thread_sleep(2);
+
+ /* Release the semaphore. */
+ status = tx_semaphore_put(&semaphore_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
+
+
+void thread_5_entry(ULONG thread_input)
+{
+
+UINT status;
+ULONG actual_flags;
+
+
+ /* This thread simply waits for an event in a forever loop. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_5_counter++;
+
+ /* Wait for event flag 0. */
+ status = tx_event_flags_get(&event_flags_0, 0x1, TX_OR_CLEAR,
+ &actual_flags, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if ((status != TX_SUCCESS) || (actual_flags != 0x1))
+ break;
+ }
+}
+
+
+void thread_6_and_7_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This function is executed from thread 6 and thread 7. As the loop
+ below shows, these function compete for ownership of mutex_0. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ if (thread_input == 6)
+ thread_6_counter++;
+ else
+ thread_7_counter++;
+
+ /* Get the mutex with suspension. */
+ status = tx_mutex_get(&mutex_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Get the mutex again with suspension. This shows
+ that an owning thread may retrieve the mutex it
+ owns multiple times. */
+ status = tx_mutex_get(&mutex_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Sleep for 2 ticks to hold the mutex. */
+ tx_thread_sleep(2);
+
+ /* Release the mutex. */
+ status = tx_mutex_put(&mutex_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Release the mutex again. This will actually
+ release ownership since it was obtained twice. */
+ status = tx_mutex_put(&mutex_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
diff --git a/ports_arch/ARMv7-A/threadx/ports/ac5/example_build/tx_initialize_low_level.s b/ports_arch/ARMv7-A/threadx/ports/ac5/example_build/tx_initialize_low_level.s
new file mode 100644
index 00000000..f7f334d0
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/ac5/example_build/tx_initialize_low_level.s
@@ -0,0 +1,370 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Initialize */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+
+ IF :DEF:TX_ENABLE_FIQ_SUPPORT
+DISABLE_INTS EQU 0xC0 // Disable IRQ & FIQ interrupts
+FIQ_MODE EQU 0xD1 // FIQ mode
+IRQ_MODE EQU 0xD2 // IRQ mode
+SVC_MODE EQU 0xD3 // SVC mode
+SYS_MODE EQU 0xDF // SYS mode
+ ELSE
+DISABLE_INTS EQU 0x80 // Disable IRQ interrupts
+FIQ_MODE EQU 0x91 // FIQ mode
+IRQ_MODE EQU 0x92 // IRQ mode
+SVC_MODE EQU 0x93 // SVC mode
+SYS_MODE EQU 0x9F // SYS mode
+ ENDIF
+HEAP_SIZE EQU 4096 // Heap size
+FIQ_STACK_SIZE EQU 512 // FIQ stack size
+SYS_STACK_SIZE EQU 1024 // SYS stack size (used for nested interrupts)
+IRQ_STACK_SIZE EQU 1024 // IRQ stack size
+
+VFPEnable EQU 0x40000000 // VFP enable value
+
+ IMPORT _tx_thread_system_stack_ptr
+ IMPORT _tx_initialize_unused_memory
+ IMPORT _tx_thread_context_save
+ IMPORT _tx_thread_context_restore
+ IF :DEF:TX_ENABLE_FIQ_SUPPORT
+ IMPORT _tx_thread_fiq_context_save
+ IMPORT _tx_thread_fiq_context_restore
+ ENDIF
+ IF :DEF:TX_ENABLE_IRQ_NESTING
+ IMPORT _tx_thread_irq_nesting_start
+ IMPORT _tx_thread_irq_nesting_end
+ ENDIF
+ IF :DEF:TX_ENABLE_FIQ_NESTING
+ IMPORT _tx_thread_fiq_nesting_start
+ IMPORT _tx_thread_fiq_nesting_end
+ ENDIF
+ IMPORT _tx_timer_interrupt
+ IMPORT __main
+ IMPORT _tx_version_id
+ IMPORT _tx_build_options
+ IMPORT |Image$$ZI$$Limit|
+
+ AREA Init, CODE, READONLY
+
+/* Define the default Cortex-A7 vector area. This should be located or copied to 0. */
+
+ EXPORT __vectors
+__vectors
+ LDR pc,=Reset_Vector // Reset goes to startup function
+ LDR pc,=__tx_undefined // Undefined handler
+ LDR pc,=__tx_swi_interrupt // Software interrupt handler
+ LDR pc,=__tx_prefetch_handler // Prefetch exception handler
+ LDR pc,=__tx_abort_handler // Abort exception handler
+ LDR pc,=__tx_reserved_handler // Reserved exception handler
+ LDR pc,=__tx_irq_handler // IRQ interrupt handler
+ LDR pc,=__tx_fiq_handler // FIQ interrupt handler
+
+ EXPORT Reset_Vector
+Reset_Vector
+
+ IF {TARGET_FPU_VFP} = {TRUE}
+ MRC p15, 0, r1, c1, c0, 2 // r1 = Access Control Register
+ ORR r1, r1, #(0xf << 20) // Enable full access for p10,11
+ MCR p15, 0, r1, c1, c0, 2 // Access Control Register = r1
+ MOV r1, #0
+ MCR p15, 0, r1, c7, c5, 4 // Flush prefetch buffer because of FMXR below and
+ // CP 10 & 11 were only just enabled
+ MOV r0, #VFPEnable // Enable VFP itself
+ FMXR FPEXC, r0 // FPEXC = r0
+ ENDIF
+
+ B __main
+
+ AREA ||.text||, CODE, READONLY
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_initialize_low_level ARMv7-A */
+/* 6.1.11 */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is responsible for any low-level processor */
+/* initialization, including setting up interrupt vectors, setting */
+/* up a periodic timer interrupt source, saving the system stack */
+/* pointer for use in ISR processing later, and finding the first */
+/* available RAM memory address for tx_application_define. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_initialize_kernel_enter ThreadX entry function */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* */
+/**************************************************************************/
+
+ EXPORT _tx_initialize_low_level
+_tx_initialize_low_level
+
+ /****** NOTE ****** We must be in SVC MODE at this point. Some monitors
+ enter this routine in USER mode and require a software interrupt to
+ change into SVC mode. */
+
+ LDR r1, =|Image$$ZI$$Limit| // Get end of non-initialized RAM area
+ LDR r2, =HEAP_SIZE // Pickup the heap size
+ ADD r1, r2, r1 // Setup heap limit
+ ADD r1, r1, #4 // Setup stack limit
+
+ IF :DEF:TX_ENABLE_IRQ_NESTING
+ /* Setup the system mode stack for nested interrupt support */
+ LDR r2, =SYS_STACK_SIZE // Pickup stack size
+ MOV r3, #SYS_MODE // Build SYS mode CPSR
+ MSR CPSR_c, r3 // Enter SYS mode
+ ADD r1, r1, r2 // Calculate start of SYS stack
+ BIC r1, r1, #7 // Ensure 8-byte alignment
+ MOV sp, r1 // Setup SYS stack pointer
+ ENDIF
+
+ LDR r2, =FIQ_STACK_SIZE // Pickup stack size
+ MOV r0, #FIQ_MODE // Build FIQ mode CPSR
+ MSR CPSR_c, r0 // Enter FIQ mode
+ ADD r1, r1, r2 // Calculate start of FIQ stack
+ BIC r1, r1, #7 // Ensure 8-byte alignment
+ MOV sp, r1 // Setup FIQ stack pointer
+ MOV sl, #0 // Clear sl
+ MOV fp, #0 // Clear fp
+ LDR r2, =IRQ_STACK_SIZE // Pickup IRQ (system stack size)
+ MOV r0, #IRQ_MODE // Build IRQ mode CPSR
+ MSR CPSR_c, r0 // Enter IRQ mode
+ ADD r1, r1, r2 // Calculate start of IRQ stack
+ BIC r1, r1, #7 // Ensure 8-byte alignment
+ MOV sp, r1 // Setup IRQ stack pointer
+ MOV r0, #SVC_MODE // Build SVC mode CPSR
+ MSR CPSR_c, r0 // Enter SVC mode
+ LDR r3, =_tx_thread_system_stack_ptr // Pickup stack pointer
+ STR r1, [r3, #0] // Save the system stack
+
+ /* Save the system stack pointer. */
+
+ LDR r1, =_tx_thread_system_stack_ptr // Pickup address of system stack ptr
+ LDR r0, [r1, #0] // Pickup system stack
+ ADD r0, r0, #4 // Increment to next free word
+
+ LDR r2, =_tx_initialize_unused_memory // Pickup unused memory ptr address
+ STR r0, [r2, #0] // Save first free memory address
+
+ IF {INTER} = {TRUE}
+ BX lr // Return to caller
+ ELSE
+ MOV pc, lr // Return to caller
+ ENDIF
+
+/* Define initial heap/stack routine for the ARM RealView (and ADS) startup code. This
+ routine will set the initial stack to use the ThreadX IRQ & FIQ &
+ (optionally SYS) stack areas. */
+
+ EXPORT __user_initial_stackheap
+__user_initial_stackheap
+ LDR r0, =|Image$$ZI$$Limit| // Get end of non-initialized RAM area
+ LDR r2, =HEAP_SIZE // Pickup the heap size
+ ADD r2, r2, r0 // Setup heap limit
+ ADD r3, r2, #4 // Setup stack limit
+ MOV r1, r3 // Setup start of stack
+ IF :DEF:TX_ENABLE_IRQ_NESTING
+ LDR r12, =SYS_STACK_SIZE // Pickup IRQ system stack
+ ADD r1, r1, r12 // Setup the return system stack
+ BIC r1, r1, #7 // Ensure 8-byte alignment
+ ENDIF
+ LDR r12, =FIQ_STACK_SIZE // Pickup FIQ stack size
+ ADD r1, r1, r12 // Setup the return system stack
+ BIC r1, r1, #7 // Ensure 8-byte alignment
+ LDR r12, =IRQ_STACK_SIZE // Pickup IRQ system stack
+ ADD r1, r1, r12 // Setup the return system stack
+ BIC r1, r1, #7 // Ensure 8-byte alignment
+ IF {INTER} = {TRUE}
+ BX lr // Return to caller
+ ELSE
+ MOV pc, lr // Return to caller
+ ENDIF
+
+
+/* Define shells for each of the interrupt vectors. */
+
+ EXPORT __tx_undefined
+__tx_undefined
+ B __tx_undefined // Undefined handler
+
+ EXPORT __tx_swi_interrupt
+__tx_swi_interrupt
+ B __tx_swi_interrupt // Software interrupt handler
+
+ EXPORT __tx_prefetch_handler
+__tx_prefetch_handler
+ B __tx_prefetch_handler // Prefetch exception handler
+
+ EXPORT __tx_abort_handler
+__tx_abort_handler
+ B __tx_abort_handler // Abort exception handler
+
+ EXPORT __tx_reserved_handler
+__tx_reserved_handler
+ B __tx_reserved_handler // Reserved exception handler
+
+
+ EXPORT __tx_irq_handler
+ EXPORT __tx_irq_processing_return
+__tx_irq_handler
+
+ /* Jump to context save to save system context. */
+ B _tx_thread_context_save
+__tx_irq_processing_return
+
+ /* At this point execution is still in the IRQ mode. The CPSR, point of
+ interrupt, and all C scratch registers are available for use. In
+ addition, IRQ interrupts may be re-enabled - with certain restrictions -
+ if nested IRQ interrupts are desired. Interrupts may be re-enabled over
+ small code sequences where lr is saved before enabling interrupts and
+ restored after interrupts are again disabled. */
+
+
+ BL _tx_timer_interrupt // Timer interrupt handler
+_tx_not_timer_interrupt
+
+ /* Interrupt nesting is allowed after calling _tx_thread_irq_nesting_start
+ from IRQ mode with interrupts disabled. This routine switches to the
+ system mode and returns with IRQ interrupts enabled.
+
+ NOTE: It is very important to ensure all IRQ interrupts are cleared
+ prior to enabling nested IRQ interrupts. */
+ IF :DEF:TX_ENABLE_IRQ_NESTING
+ BL _tx_thread_irq_nesting_start
+ ENDIF
+
+
+ /* Application IRQ handlers can be called here! */
+
+ /* If interrupt nesting was started earlier, the end of interrupt nesting
+ service must be called before returning to _tx_thread_context_restore.
+ This routine returns in processing in IRQ mode with interrupts disabled. */
+ IF :DEF:TX_ENABLE_IRQ_NESTING
+ BL _tx_thread_irq_nesting_end
+ ENDIF
+
+ /* Jump to context restore to restore system context. */
+ B _tx_thread_context_restore
+
+
+ /* This is an example of a vectored IRQ handler. */
+
+ EXPORT __tx_example_vectored_irq_handler
+__tx_example_vectored_irq_handler
+
+
+ /* At this point execution is still in the IRQ mode. The CPSR, point of
+ interrupt, and all C scratch registers are available for use. In
+ addition, IRQ interrupts may be re-enabled - with certain restrictions -
+ if nested IRQ interrupts are desired. Interrupts may be re-enabled over
+ small code sequences where lr is saved before enabling interrupts and
+ restored after interrupts are again disabled. */
+
+
+ /* Interrupt nesting is allowed after calling _tx_thread_irq_nesting_start
+ from IRQ mode with interrupts disabled. This routine switches to the
+ system mode and returns with IRQ interrupts enabled.
+
+ NOTE: It is very important to ensure all IRQ interrupts are cleared
+ prior to enabling nested IRQ interrupts. */
+
+ /* Application IRQ handlers can be called here! */
+
+ /* If interrupt nesting was started earlier, the end of interrupt nesting
+ service must be called before returning to _tx_thread_context_restore.
+ This routine returns in processing in IRQ mode with interrupts disabled. */
+
+ /* Jump to context restore to restore system context. */
+
+ IF :DEF:TX_ENABLE_FIQ_SUPPORT
+ EXPORT __tx_fiq_handler
+ EXPORT __tx_fiq_processing_return
+__tx_fiq_handler
+
+ /* Jump to fiq context save to save system context. */
+ B _tx_thread_fiq_context_save
+__tx_fiq_processing_return
+
+ /* At this point execution is still in the FIQ mode. The CPSR, point of
+ interrupt, and all C scratch registers are available for use. */
+
+ /* Interrupt nesting is allowed after calling _tx_thread_fiq_nesting_start
+ from FIQ mode with interrupts disabled. This routine switches to the
+ system mode and returns with FIQ interrupts enabled.
+
+ NOTE: It is very important to ensure all FIQ interrupts are cleared
+ prior to enabling nested FIQ interrupts. */
+ IF :DEF:TX_ENABLE_FIQ_NESTING
+ BL _tx_thread_fiq_nesting_start
+ ENDIF
+
+ /* Application FIQ handlers can be called here! */
+
+ /* If interrupt nesting was started earlier, the end of interrupt nesting
+ service must be called before returning to _tx_thread_fiq_context_restore. */
+ IF :DEF:TX_ENABLE_FIQ_NESTING
+ BL _tx_thread_fiq_nesting_end
+ ENDIF
+
+ /* Jump to fiq context restore to restore system context. */
+ B _tx_thread_fiq_context_restore
+
+
+ ELSE
+ EXPORT __tx_fiq_handler
+__tx_fiq_handler
+ B __tx_fiq_handler // FIQ interrupt handler
+ ENDIF
+
+ /* Reference build options and version ID to ensure they come in. */
+
+ LDR r2, =_tx_build_options // Pickup build options variable address
+ LDR r0, [r2, #0] // Pickup build options content
+ LDR r2, =_tx_version_id // Pickup version ID variable address
+ LDR r0, [r2, #0] // Pickup version ID content
+
+
+ END
+
diff --git a/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/.cproject b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/.cproject
new file mode 100644
index 00000000..e75dac72
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/.cproject
@@ -0,0 +1,176 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/.project b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/.project
new file mode 100644
index 00000000..ed4c0885
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/.project
@@ -0,0 +1,27 @@
+
+
+ sample_threadx
+
+
+ tx
+
+
+
+ org.eclipse.cdt.managedbuilder.core.genmakebuilder
+ clean,full,incremental,
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder
+ full,incremental,
+
+
+
+
+
+ org.eclipse.cdt.core.cnature
+ org.eclipse.cdt.managedbuilder.core.managedBuildNature
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigNature
+
+
diff --git a/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.c b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.c
new file mode 100644
index 00000000..8c61de06
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.c
@@ -0,0 +1,369 @@
+/* This is a small demo of the high-performance ThreadX kernel. It includes examples of eight
+ threads of different priorities, using a message queue, semaphore, mutex, event flags group,
+ byte pool, and block pool. */
+
+#include "tx_api.h"
+
+#define DEMO_STACK_SIZE 1024
+#define DEMO_BYTE_POOL_SIZE 9120
+#define DEMO_BLOCK_POOL_SIZE 100
+#define DEMO_QUEUE_SIZE 100
+
+
+/* Define the ThreadX object control blocks... */
+
+TX_THREAD thread_0;
+TX_THREAD thread_1;
+TX_THREAD thread_2;
+TX_THREAD thread_3;
+TX_THREAD thread_4;
+TX_THREAD thread_5;
+TX_THREAD thread_6;
+TX_THREAD thread_7;
+TX_QUEUE queue_0;
+TX_SEMAPHORE semaphore_0;
+TX_MUTEX mutex_0;
+TX_EVENT_FLAGS_GROUP event_flags_0;
+TX_BYTE_POOL byte_pool_0;
+TX_BLOCK_POOL block_pool_0;
+
+
+/* Define the counters used in the demo application... */
+
+ULONG thread_0_counter;
+ULONG thread_1_counter;
+ULONG thread_1_messages_sent;
+ULONG thread_2_counter;
+ULONG thread_2_messages_received;
+ULONG thread_3_counter;
+ULONG thread_4_counter;
+ULONG thread_5_counter;
+ULONG thread_6_counter;
+ULONG thread_7_counter;
+
+
+/* Define thread prototypes. */
+
+void thread_0_entry(ULONG thread_input);
+void thread_1_entry(ULONG thread_input);
+void thread_2_entry(ULONG thread_input);
+void thread_3_and_4_entry(ULONG thread_input);
+void thread_5_entry(ULONG thread_input);
+void thread_6_and_7_entry(ULONG thread_input);
+
+
+/* Define main entry point. */
+
+int main()
+{
+
+ /* Enter the ThreadX kernel. */
+ tx_kernel_enter();
+}
+
+
+/* Define what the initial system looks like. */
+
+void tx_application_define(void *first_unused_memory)
+{
+
+CHAR *pointer = TX_NULL;
+
+
+ /* Create a byte memory pool from which to allocate the thread stacks. */
+ tx_byte_pool_create(&byte_pool_0, "byte pool 0", first_unused_memory, DEMO_BYTE_POOL_SIZE);
+
+ /* Put system definition stuff in here, e.g. thread creates and other assorted
+ create information. */
+
+ /* Allocate the stack for thread 0. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create the main thread. */
+ tx_thread_create(&thread_0, "thread 0", thread_0_entry, 0,
+ pointer, DEMO_STACK_SIZE,
+ 1, 1, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+
+ /* Allocate the stack for thread 1. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 1 and 2. These threads pass information through a ThreadX
+ message queue. It is also interesting to note that these threads have a time
+ slice. */
+ tx_thread_create(&thread_1, "thread 1", thread_1_entry, 1,
+ pointer, DEMO_STACK_SIZE,
+ 16, 16, 4, TX_AUTO_START);
+
+ /* Allocate the stack for thread 2. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_2, "thread 2", thread_2_entry, 2,
+ pointer, DEMO_STACK_SIZE,
+ 16, 16, 4, TX_AUTO_START);
+
+ /* Allocate the stack for thread 3. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 3 and 4. These threads compete for a ThreadX counting semaphore.
+ An interesting thing here is that both threads share the same instruction area. */
+ tx_thread_create(&thread_3, "thread 3", thread_3_and_4_entry, 3,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 4. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_4, "thread 4", thread_3_and_4_entry, 4,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 5. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create thread 5. This thread simply pends on an event flag which will be set
+ by thread_0. */
+ tx_thread_create(&thread_5, "thread 5", thread_5_entry, 5,
+ pointer, DEMO_STACK_SIZE,
+ 4, 4, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 6. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 6 and 7. These threads compete for a ThreadX mutex. */
+ tx_thread_create(&thread_6, "thread 6", thread_6_and_7_entry, 6,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 7. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_7, "thread 7", thread_6_and_7_entry, 7,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the message queue. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_QUEUE_SIZE*sizeof(ULONG), TX_NO_WAIT);
+
+ /* Create the message queue shared by threads 1 and 2. */
+ tx_queue_create(&queue_0, "queue 0", TX_1_ULONG, pointer, DEMO_QUEUE_SIZE*sizeof(ULONG));
+
+ /* Create the semaphore used by threads 3 and 4. */
+ tx_semaphore_create(&semaphore_0, "semaphore 0", 1);
+
+ /* Create the event flags group used by threads 1 and 5. */
+ tx_event_flags_create(&event_flags_0, "event flags 0");
+
+ /* Create the mutex used by thread 6 and 7 without priority inheritance. */
+ tx_mutex_create(&mutex_0, "mutex 0", TX_NO_INHERIT);
+
+ /* Allocate the memory for a small block pool. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_BLOCK_POOL_SIZE, TX_NO_WAIT);
+
+ /* Create a block memory pool to allocate a message buffer from. */
+ tx_block_pool_create(&block_pool_0, "block pool 0", sizeof(ULONG), pointer, DEMO_BLOCK_POOL_SIZE);
+
+ /* Allocate a block and release the block memory. */
+ tx_block_allocate(&block_pool_0, (VOID **) &pointer, TX_NO_WAIT);
+
+ /* Release the block back to the pool. */
+ tx_block_release(pointer);
+}
+
+
+
+/* Define the test threads. */
+
+void thread_0_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This thread simply sits in while-forever-sleep loop. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_0_counter++;
+
+ /* Sleep for 10 ticks. */
+ tx_thread_sleep(10);
+
+ /* Set event flag 0 to wakeup thread 5. */
+ status = tx_event_flags_set(&event_flags_0, 0x1, TX_OR);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
+
+
+void thread_1_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This thread simply sends messages to a queue shared by thread 2. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_1_counter++;
+
+ /* Send message to queue 0. */
+ status = tx_queue_send(&queue_0, &thread_1_messages_sent, TX_WAIT_FOREVER);
+
+ /* Check completion status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Increment the message sent. */
+ thread_1_messages_sent++;
+ }
+}
+
+
+void thread_2_entry(ULONG thread_input)
+{
+
+ULONG received_message;
+UINT status;
+
+ /* This thread retrieves messages placed on the queue by thread 1. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_2_counter++;
+
+ /* Retrieve a message from the queue. */
+ status = tx_queue_receive(&queue_0, &received_message, TX_WAIT_FOREVER);
+
+ /* Check completion status and make sure the message is what we
+ expected. */
+ if ((status != TX_SUCCESS) || (received_message != thread_2_messages_received))
+ break;
+
+ /* Otherwise, all is okay. Increment the received message count. */
+ thread_2_messages_received++;
+ }
+}
+
+
+void thread_3_and_4_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This function is executed from thread 3 and thread 4. As the loop
+ below shows, these function compete for ownership of semaphore_0. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ if (thread_input == 3)
+ thread_3_counter++;
+ else
+ thread_4_counter++;
+
+ /* Get the semaphore with suspension. */
+ status = tx_semaphore_get(&semaphore_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Sleep for 2 ticks to hold the semaphore. */
+ tx_thread_sleep(2);
+
+ /* Release the semaphore. */
+ status = tx_semaphore_put(&semaphore_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
+
+
+void thread_5_entry(ULONG thread_input)
+{
+
+UINT status;
+ULONG actual_flags;
+
+
+ /* This thread simply waits for an event in a forever loop. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_5_counter++;
+
+ /* Wait for event flag 0. */
+ status = tx_event_flags_get(&event_flags_0, 0x1, TX_OR_CLEAR,
+ &actual_flags, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if ((status != TX_SUCCESS) || (actual_flags != 0x1))
+ break;
+ }
+}
+
+
+void thread_6_and_7_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This function is executed from thread 6 and thread 7. As the loop
+ below shows, these function compete for ownership of mutex_0. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ if (thread_input == 6)
+ thread_6_counter++;
+ else
+ thread_7_counter++;
+
+ /* Get the mutex with suspension. */
+ status = tx_mutex_get(&mutex_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Get the mutex again with suspension. This shows
+ that an owning thread may retrieve the mutex it
+ owns multiple times. */
+ status = tx_mutex_get(&mutex_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Sleep for 2 ticks to hold the mutex. */
+ tx_thread_sleep(2);
+
+ /* Release the mutex. */
+ status = tx_mutex_put(&mutex_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Release the mutex again. This will actually
+ release ownership since it was obtained twice. */
+ status = tx_mutex_put(&mutex_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
diff --git a/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.launch b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.launch
new file mode 100644
index 00000000..0bc5b11b
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.launch
@@ -0,0 +1,188 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.scat b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.scat
new file mode 100644
index 00000000..d23881cd
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.scat
@@ -0,0 +1,44 @@
+;*******************************************************
+; Copyright (c) 2011-2016 Arm Limited (or its affiliates). All rights reserved.
+; Use, modification and redistribution of this file is subject to your possession of a
+; valid End User License Agreement for the Arm Product of which these examples are part of
+; and your compliance with all applicable terms and conditions of such licence agreement.
+;*******************************************************
+
+; Scatter-file for ARMv7-A bare-metal example on Versatile Express
+
+; This scatter-file places application code, data, stack and heap at suitable addresses in the memory map.
+
+
+SDRAM 0x80000000 0x20000000
+{
+ VECTORS +0
+ {
+ * (VECTORS, +FIRST) ; Vector table and other (assembler) startup code
+ * (InRoot$$Sections) ; All (library) code that must be in a root region
+ }
+
+ RO_CODE +0
+ { * (+RO-CODE) } ; Application RO code (.text)
+
+ RO_DATA +0
+ { * (+RO-DATA) } ; Application RO data (.constdata)
+
+ RW_DATA +0
+ { * (+RW) } ; Application RW data (.data)
+
+ ZI_DATA +0
+ { * (+ZI) } ; Application ZI data (.bss)
+
+ ARM_LIB_HEAP 0x80040000 EMPTY 0x00040000 ; Application heap
+ { }
+
+ ARM_LIB_STACK 0x80090000 EMPTY 0x00010000 ; Application (SVC mode) stack
+ { }
+
+; IRQ_STACK 0x800A0000 EMPTY -0x00010000 ; IRQ mode stack
+; { }
+
+ TTB 0x80100000 EMPTY 0x4000 ; Level-1 Translation Table for MMU
+ { }
+}
diff --git a/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/startup.S b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/startup.S
new file mode 100644
index 00000000..670fadb9
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/startup.S
@@ -0,0 +1,397 @@
+//----------------------------------------------------------------
+// ARMv7-A Embedded example - Startup Code
+//
+// Copyright (c) 2005-2018 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//----------------------------------------------------------------
+
+// Standard definitions of mode bits and interrupt (I & F) flags in PSRs
+
+#define Mode_USR 0x10
+#define Mode_FIQ 0x11
+#define Mode_IRQ 0x12
+#define Mode_SVC 0x13
+#define Mode_ABT 0x17
+#define Mode_UND 0x1B
+#define Mode_SYS 0x1F
+
+#define I_Bit 0x80 // When I bit is set, IRQ is disabled
+#define F_Bit 0x40 // When F bit is set, FIQ is disabled
+
+
+ .section VECTORS, "ax"
+ .align 3
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+
+//----------------------------------------------------------------
+// Entry point for the Reset handler
+//----------------------------------------------------------------
+
+ .global Vectors
+
+//----------------------------------------------------------------
+// Exception Vector Table
+//----------------------------------------------------------------
+// Note: LDR PC instructions are used here, though branch (B) instructions
+// could also be used, unless the exception handlers are >32MB away.
+
+Vectors:
+ LDR PC, Reset_Addr
+ LDR PC, Undefined_Addr
+ LDR PC, SVC_Addr
+ LDR PC, Prefetch_Addr
+ LDR PC, Abort_Addr
+ LDR PC, Hypervisor_Addr
+ LDR PC, IRQ_Addr
+ LDR PC, FIQ_Addr
+
+
+ .balign 4
+Reset_Addr:
+ .word Reset_Handler
+Undefined_Addr:
+ .word __tx_undefined
+SVC_Addr:
+ .word __tx_swi_interrupt
+Prefetch_Addr:
+ .word __tx_prefetch_handler
+Abort_Addr:
+ .word __tx_abort_handler
+Hypervisor_Addr:
+ .word __tx_reserved_handler
+IRQ_Addr:
+ .word __tx_irq_handler
+FIQ_Addr:
+ .word __tx_fiq_handler
+
+
+//----------------------------------------------------------------
+// Exception Handlers
+//----------------------------------------------------------------
+
+Undefined_Handler:
+ B Undefined_Handler
+SVC_Handler:
+ B SVC_Handler
+Prefetch_Handler:
+ B Prefetch_Handler
+Abort_Handler:
+ B Abort_Handler
+Hypervisor_Handler:
+ B Hypervisor_Handler
+IRQ_Handler:
+ B IRQ_Handler
+FIQ_Handler:
+ B FIQ_Handler
+
+
+//----------------------------------------------------------------
+// Reset Handler
+//----------------------------------------------------------------
+Reset_Handler:
+
+//----------------------------------------------------------------
+// Disable caches and MMU in case they were left enabled from an earlier run
+// This does not need to be done from a cold reset
+//----------------------------------------------------------------
+
+ MRC p15, 0, r0, c1, c0, 0 // Read System Control Register
+ BIC r0, r0, #(0x1 << 12) // Clear I bit 12 to disable I Cache
+ BIC r0, r0, #(0x1 << 2) // Clear C bit 2 to disable D Cache
+ BIC r0, r0, #0x1 // Clear M bit 0 to disable MMU
+ BIC r0, r0, #(0x1 << 11) // Clear Z bit 11 to disable branch prediction
+ MCR p15, 0, r0, c1, c0, 0 // Write System Control Register
+ ISB
+
+// The MMU is enabled later, before calling main(). Caches are enabled inside main(),
+// after the MMU has been enabled and scatterloading has been performed.
+
+//----------------------------------------------------------------
+// ACTLR.SMP bit must be set before the caches and MMU are enabled,
+// or any cache and TLB maintenance operations are performed, even for single-core
+//----------------------------------------------------------------
+ MRC p15, 0, r0, c1, c0, 1 // Read ACTLR
+ ORR r0, r0, #(1 << 6) // Set ACTLR.SMP bit
+ MCR p15, 0, r0, c1, c0, 1 // Write ACTLR
+ ISB
+
+//----------------------------------------------------------------
+// Invalidate Data and Instruction TLBs and branch predictor
+// This does not need to be done from a cold reset
+//----------------------------------------------------------------
+
+ MOV r0,#0
+ MCR p15, 0, r0, c8, c7, 0 // I-TLB and D-TLB invalidation
+ MCR p15, 0, r0, c7, c5, 6 // BPIALL - Invalidate entire branch predictor array
+
+//----------------------------------------------------------------
+// Initialize Supervisor Mode Stack
+// Note stack must be 8 byte aligned.
+//----------------------------------------------------------------
+
+ LDR SP, =Image$$ARM_LIB_STACK$$ZI$$Limit
+
+//----------------------------------------------------------------
+// Disable loop-buffer to fix errata on A15 r0p0
+//----------------------------------------------------------------
+ MRC p15, 0, r0, c0, c0, 0 // Read main ID register MIDR
+ MOV r1, r0, lsr #4 // Extract Primary Part Number
+ LDR r2, =0xFFF
+ AND r1, r1, r2
+ LDR r2, =0xC0F
+ CMP r1, r2 // Is this an A15?
+ BNE notA15r0p0 // Jump if not A15
+ AND r5, r0, #0x00f00000 // Variant
+ AND r6, r0, #0x0000000f // Revision
+ ORRS r6, r6, r5 // Combine variant and revision
+ BNE notA15r0p0 // Jump if not r0p0
+ MRC p15, 0, r0, c1, c0, 1 // Read Aux Ctrl Reg
+ ORR r0, r0, #(1 << 1) // Set bit 1 to Disable Loop Buffer
+ MCR p15, 0, r0, c1, c0, 1 // Write Aux Ctrl Reg
+ ISB
+notA15r0p0:
+
+//----------------------------------------------------------------
+// Set Vector Base Address Register (VBAR) to point to this application's vector table
+//----------------------------------------------------------------
+
+ LDR r0, =Vectors
+ MCR p15, 0, r0, c12, c0, 0
+
+//----------------------------------------------------------------
+// Cache Invalidation code for ARMv7-A
+// The caches, MMU and BTB do not need post-reset invalidation on Cortex-A7,
+// but forcing a cache invalidation makes the code more portable to other CPUs (e.g. Cortex-A9)
+//----------------------------------------------------------------
+
+ // Invalidate L1 Instruction Cache
+
+ MRC p15, 1, r0, c0, c0, 1 // Read Cache Level ID Register (CLIDR)
+ TST r0, #0x3 // Harvard Cache?
+ MOV r0, #0 // SBZ
+ MCRNE p15, 0, r0, c7, c5, 0 // ICIALLU - Invalidate instruction cache and flush branch target cache
+
+ // Invalidate Data/Unified Caches
+
+ MRC p15, 1, r0, c0, c0, 1 // Read CLIDR
+ ANDS r3, r0, #0x07000000 // Extract coherency level
+ MOV r3, r3, LSR #23 // Total cache levels << 1
+ BEQ Finished // If 0, no need to clean
+
+ MOV r10, #0 // R10 holds current cache level << 1
+Loop1:
+ ADD r2, r10, r10, LSR #1 // R2 holds cache "Set" position
+ MOV r1, r0, LSR r2 // Bottom 3 bits are the Cache-type for this level
+ AND r1, r1, #7 // Isolate those lower 3 bits
+ CMP r1, #2
+ BLT Skip // No cache or only instruction cache at this level
+
+ MCR p15, 2, r10, c0, c0, 0 // Write the Cache Size selection register
+ ISB // ISB to sync the change to the CacheSizeID reg
+ MRC p15, 1, r1, c0, c0, 0 // Reads current Cache Size ID register
+ AND r2, r1, #7 // Extract the line length field
+ ADD r2, r2, #4 // Add 4 for the line length offset (log2 16 bytes)
+ LDR r4, =0x3FF
+ ANDS r4, r4, r1, LSR #3 // R4 is the max number on the way size (right aligned)
+ CLZ r5, r4 // R5 is the bit position of the way size increment
+ LDR r7, =0x7FFF
+ ANDS r7, r7, r1, LSR #13 // R7 is the max number of the index size (right aligned)
+
+Loop2:
+ MOV r9, r4 // R9 working copy of the max way size (right aligned)
+
+Loop3:
+ ORR r11, r10, r9, LSL r5 // Factor in the Way number and cache number into R11
+ ORR r11, r11, r7, LSL r2 // Factor in the Set number
+ MCR p15, 0, r11, c7, c6, 2 // Invalidate by Set/Way
+ SUBS r9, r9, #1 // Decrement the Way number
+ BGE Loop3
+ SUBS r7, r7, #1 // Decrement the Set number
+ BGE Loop2
+Skip:
+ ADD r10, r10, #2 // Increment the cache number
+ CMP r3, r10
+ BGT Loop1
+
+Finished:
+
+
+//----------------------------------------------------------------
+// MMU Configuration
+// Set translation table base
+//----------------------------------------------------------------
+
+ // Two translation tables are supported, TTBR0 and TTBR1
+ // Configure translation table base (TTB) control register cp15,c2
+ // to a value of all zeros, indicates we are using TTB register 0.
+
+ MOV r0,#0x0
+ MCR p15, 0, r0, c2, c0, 2
+
+ // write the address of our page table base to TTB register 0
+ LDR r0,=Image$$TTB$$ZI$$Base
+
+ MOV r1, #0x08 // RGN=b01 (outer cacheable write-back cached, write allocate)
+ // S=0 (translation table walk to non-shared memory)
+ ORR r1,r1,#0x40 // IRGN=b01 (inner cacheability for the translation table walk is Write-back Write-allocate)
+
+ ORR r0,r0,r1
+
+ MCR p15, 0, r0, c2, c0, 0
+
+
+//----------------------------------------------------------------
+// PAGE TABLE generation
+
+// Generate the page tables
+// Build a flat translation table for the whole address space.
+// ie: Create 4096 1MB sections from 0x000xxxxx to 0xFFFxxxxx
+
+
+// 31 20 19 18 17 16 15 14 12 11 10 9 8 5 4 3 2 1 0
+// |section base address| 0 0 |nG| S |AP2| TEX | AP | P | Domain | XN | C B | 1 0|
+//
+// Bits[31:20] - Top 12 bits of VA is pointer into table
+// nG[17]=0 - Non global, enables matching against ASID in the TLB when set.
+// S[16]=0 - Indicates normal memory is shared when set.
+// AP2[15]=0
+// AP[11:10]=11 - Configure for full read/write access in all modes
+// TEX[14:12]=000
+// CB[3:2]= 00 - Set attributes to Strongly-ordered memory.
+// (except for the code segment descriptor, see below)
+// IMPP[9]=0 - Ignored
+// Domain[5:8]=1111 - Set all pages to use domain 15
+// XN[4]=1 - Execute never on Strongly-ordered memory
+// Bits[1:0]=10 - Indicate entry is a 1MB section
+//----------------------------------------------------------------
+ LDR r0,=Image$$TTB$$ZI$$Base
+ LDR r1,=0xfff // loop counter
+ LDR r2,=0b00000000000000000000110111100010
+
+ // r0 contains the address of the translation table base
+ // r1 is loop counter
+ // r2 is level1 descriptor (bits 19:0)
+
+ // use loop counter to create 4096 individual table entries.
+ // this writes from address 'Image$$TTB$$ZI$$Base' +
+ // offset 0x3FFC down to offset 0x0 in word steps (4 bytes)
+
+init_ttb_1:
+ ORR r3, r2, r1, LSL#20 // R3 now contains full level1 descriptor to write
+ ORR r3, r3, #0b0000000010000 // Set XN bit
+ STR r3, [r0, r1, LSL#2] // Str table entry at TTB base + loopcount*4
+ SUBS r1, r1, #1 // Decrement loop counter
+ BPL init_ttb_1
+
+ // In this example, the 1MB section based at '__code_start' is setup specially as cacheable (write back mode).
+ // TEX[14:12]=001 and CB[3:2]= 11, Outer and inner write back, write allocate normal memory.
+ LDR r1,=Image$$VECTORS$$Base // Base physical address of code segment
+ LSR r1, #20 // Shift right to align to 1MB boundaries
+ ORR r3, r2, r1, LSL#20 // Setup the initial level1 descriptor again
+ ORR r3, r3, #0b0000000001100 // Set CB bits
+ ORR r3, r3, #0b1000000000000 // Set TEX bit 12
+ STR r3, [r0, r1, LSL#2] // str table entry
+
+//----------------------------------------------------------------
+// Setup domain control register - Enable all domains to client mode
+//----------------------------------------------------------------
+
+ MRC p15, 0, r0, c3, c0, 0 // Read Domain Access Control Register
+ LDR r0, =0x55555555 // Initialize every domain entry to b01 (client)
+ MCR p15, 0, r0, c3, c0, 0 // Write Domain Access Control Register
+
+#if defined(__ARM_NEON) || defined(__ARM_FP)
+//----------------------------------------------------------------
+// Enable access to NEON/VFP by enabling access to Coprocessors 10 and 11.
+// Enables Full Access i.e. in both privileged and non privileged modes
+//----------------------------------------------------------------
+
+ MRC p15, 0, r0, c1, c0, 2 // Read Coprocessor Access Control Register (CPACR)
+ ORR r0, r0, #(0xF << 20) // Enable access to CP 10 & 11
+ MCR p15, 0, r0, c1, c0, 2 // Write Coprocessor Access Control Register (CPACR)
+ ISB
+
+//----------------------------------------------------------------
+// Switch on the VFP and NEON hardware
+//----------------------------------------------------------------
+
+ MOV r0, #0x40000000
+ VMSR FPEXC, r0 // Write FPEXC register, EN bit set
+#endif
+
+
+//----------------------------------------------------------------
+// Enable MMU and branch to __main
+// Leaving the caches disabled until after scatter loading.
+//----------------------------------------------------------------
+
+ LDR r12,=__main
+
+ MRC p15, 0, r0, c1, c0, 0 // Read System Control Register
+ BIC r0, r0, #(0x1 << 12) // Clear I bit 12 to disable I Cache
+ BIC r0, r0, #(0x1 << 2) // Clear C bit 2 to disable D Cache
+ BIC r0, r0, #0x2 // Clear A bit 1 to disable strict alignment fault checking
+ ORR r0, r0, #0x1 // Set M bit 0 to enable MMU before scatter loading
+ MCR p15, 0, r0, c1, c0, 0 // Write System Control Register
+ ISB
+
+// Now the MMU is enabled, virtual to physical address translations will occur. This will affect the next
+// instruction fetch.
+//
+// The two instructions currently in the pipeline will have been fetched before the MMU was enabled.
+// The branch to __main is safe because the Virtual Address (VA) is the same as the Physical Address (PA)
+// (flat mapping) of this code that enables the MMU and performs the branch
+
+ BX r12 // Branch to __main C library entry point
+
+
+
+//----------------------------------------------------------------
+// Enable caches and branch prediction
+// This code must be run from a privileged mode
+//----------------------------------------------------------------
+
+ .section ENABLECACHES,"ax"
+ .align 3
+
+ .global enable_caches
+ .type enable_caches, "function"
+ .cfi_startproc
+enable_caches:
+
+//----------------------------------------------------------------
+// Enable caches and branch prediction
+//----------------------------------------------------------------
+
+ MRC p15, 0, r0, c1, c0, 0 // Read System Control Register
+ ORR r0, r0, #(0x1 << 12) // Set I bit 12 to enable I Cache
+ ORR r0, r0, #(0x1 << 2) // Set C bit 2 to enable D Cache
+ ORR r0, r0, #(0x1 << 11) // Set Z bit 11 to enable branch prediction
+ MCR p15, 0, r0, c1, c0, 0 // Write System Control Register
+ ISB
+
+ MRC p15, 0, r0, c1, c0, 1 // Read Auxiliary Control Register
+ ORR r0, #2 // L2EN bit, enable L2 cache
+ ORR r0, r0, #(0x1 << 2) // Set DP bit 2 to enable L1 Dside prefetch
+ MCR p15, 0, r0, c1, c0, 1 // Write Auxiliary Control Register
+ ISB
+
+ BX lr
+ .cfi_endproc
+
+ .global disable_caches
+ .type disable_caches, "function"
+disable_caches:
+
+ MRC p15, 0, r0, c1, c0, 0 // Read System Control Register
+ BIC r0, r0, #(0x1 << 12) // Clear I bit 12 to disable I Cache
+ BIC r0, r0, #(0x1 << 2) // Clear C bit 2 to disable D Cache
+ MCR p15, 0, r0, c1, c0, 0 // Write System Control Register
+ ISB
+
+ BX lr
+
+
diff --git a/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/tx_initialize_low_level.S b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/tx_initialize_low_level.S
new file mode 100644
index 00000000..715958f0
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/sample_threadx/tx_initialize_low_level.S
@@ -0,0 +1,299 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Initialize */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+
+ .arm
+
+SVC_MODE = 0xD3 // Disable IRQ/FIQ SVC mode
+IRQ_MODE = 0xD2 // Disable IRQ/FIQ IRQ mode
+FIQ_MODE = 0xD1 // Disable IRQ/FIQ FIQ mode
+SYS_MODE = 0xDF // Disable IRQ/FIQ SYS mode
+FIQ_STACK_SIZE = 512 // FIQ stack size
+IRQ_STACK_SIZE = 1024 // IRQ stack size
+SYS_STACK_SIZE = 1024 // System stack size
+
+ .global _tx_thread_system_stack_ptr
+ .global _tx_initialize_unused_memory
+ .global _tx_thread_context_save
+ .global _tx_thread_context_restore
+ .global _tx_timer_interrupt
+
+
+
+/* Define the 16-bit Thumb mode veneer for _tx_initialize_low_level for
+ applications calling this function from to 16-bit Thumb mode. */
+
+ .text
+ .align 2
+ .thumb
+ .global $_tx_initialize_low_level
+ .type $_tx_initialize_low_level,function
+$_tx_initialize_low_level:
+ BX pc // Switch to 32-bit mode
+ NOP //
+ .arm
+ STMFD sp!, {lr} // Save return address
+ BL _tx_initialize_low_level // Call _tx_initialize_low_level function
+ LDMFD sp!, {lr} // Recover saved return address
+ BX lr // Return to 16-bit caller
+
+
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_initialize_low_level ARMV7-A */
+/* 6.1.11 */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is responsible for any low-level processor */
+/* initialization, including setting up interrupt vectors, setting */
+/* up a periodic timer interrupt source, saving the system stack */
+/* pointer for use in ISR processing later, and finding the first */
+/* available RAM memory address for tx_application_define. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_initialize_kernel_enter ThreadX entry function */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* */
+/**************************************************************************/
+ .global _tx_initialize_low_level
+ .type _tx_initialize_low_level,function
+_tx_initialize_low_level:
+
+ /* We must be in SVC mode at this point! */
+
+ /* Setup various stack pointers. */
+
+ LDR r1, =Image$$ARM_LIB_STACK$$ZI$$Limit // Get pointer to stack area
+
+#ifdef TX_ENABLE_IRQ_NESTING
+
+ /* Setup the system mode stack for nested interrupt support */
+
+ LDR r2, =SYS_STACK_SIZE // Pickup stack size
+ MOV r3, #SYS_MODE // Build SYS mode CPSR
+ MSR CPSR_c, r3 // Enter SYS mode
+ SUB r1, r1, #1 // Backup 1 byte
+ BIC r1, r1, #7 // Ensure 8-byte alignment
+ MOV sp, r1 // Setup SYS stack pointer
+ SUB r1, r1, r2 // Calculate start of next stack
+#endif
+
+ LDR r2, =FIQ_STACK_SIZE // Pickup stack size
+ MOV r0, #FIQ_MODE // Build FIQ mode CPSR
+ MSR CPSR, r0 // Enter FIQ mode
+ SUB r1, r1, #1 // Backup 1 byte
+ BIC r1, r1, #7 // Ensure 8-byte alignment
+ MOV sp, r1 // Setup FIQ stack pointer
+ SUB r1, r1, r2 // Calculate start of next stack
+ LDR r2, =IRQ_STACK_SIZE // Pickup IRQ stack size
+ MOV r0, #IRQ_MODE // Build IRQ mode CPSR
+ MSR CPSR, r0 // Enter IRQ mode
+ SUB r1, r1, #1 // Backup 1 byte
+ BIC r1, r1, #7 // Ensure 8-byte alignment
+ MOV sp, r1 // Setup IRQ stack pointer
+ SUB r3, r1, r2 // Calculate end of IRQ stack
+ MOV r0, #SVC_MODE // Build SVC mode CPSR
+ MSR CPSR, r0 // Enter SVC mode
+ LDR r2, =Image$$ARM_LIB_STACK$$Base // Pickup stack bottom
+ CMP r3, r2 // Compare the current stack end with the bottom
+_stack_error_loop:
+ BLT _stack_error_loop // If the IRQ stack exceeds the stack bottom, just sit here!
+
+ LDR r2, =_tx_thread_system_stack_ptr // Pickup stack pointer
+ STR r1, [r2] // Save the system stack
+
+ LDR r1, =Image$$ZI_DATA$$ZI$$Limit // Get end of non-initialized RAM area
+ LDR r2, =_tx_initialize_unused_memory // Pickup unused memory ptr address
+ ADD r1, r1, #8 // Increment to next free word
+ STR r1, [r2] // Save first free memory address
+
+#ifdef __THUMB_INTERWORK
+ BX lr // Return to caller
+#else
+ MOV pc, lr // Return to caller
+#endif
+
+/* Define shells for each of the interrupt vectors. */
+
+ .global __tx_undefined
+__tx_undefined:
+ B __tx_undefined // Undefined handler
+
+ .global __tx_swi_interrupt
+__tx_swi_interrupt:
+ B __tx_swi_interrupt // Software interrupt handler
+
+ .global __tx_prefetch_handler
+__tx_prefetch_handler:
+ B __tx_prefetch_handler // Prefetch exception handler
+
+ .global __tx_abort_handler
+__tx_abort_handler:
+ B __tx_abort_handler // Abort exception handler
+
+ .global __tx_reserved_handler
+__tx_reserved_handler:
+ B __tx_reserved_handler // Reserved exception handler
+
+ .global __tx_irq_processing_return
+ .type __tx_irq_processing_return,function
+ .global __tx_irq_handler
+__tx_irq_handler:
+
+ /* Jump to context save to save system context. */
+ B _tx_thread_context_save
+__tx_irq_processing_return:
+
+ /* At this point execution is still in the IRQ mode. The CPSR, point of
+ interrupt, and all C scratch registers are available for use. In
+ addition, IRQ interrupts may be re-enabled - with certain restrictions -
+ if nested IRQ interrupts are desired. Interrupts may be re-enabled over
+ small code sequences where lr is saved before enabling interrupts and
+ restored after interrupts are again disabled. */
+
+ /* Interrupt nesting is allowed after calling _tx_thread_irq_nesting_start
+ from IRQ mode with interrupts disabled. This routine switches to the
+ system mode and returns with IRQ interrupts enabled.
+
+ NOTE: It is very important to ensure all IRQ interrupts are cleared
+ prior to enabling nested IRQ interrupts. */
+#ifdef TX_ENABLE_IRQ_NESTING
+ BL _tx_thread_irq_nesting_start
+#endif
+
+ /* For debug purpose, execute the timer interrupt processing here. In
+ a real system, some kind of status indication would have to be checked
+ before the timer interrupt handler could be called. */
+
+ BL _tx_timer_interrupt // Timer interrupt handler
+
+
+ /* If interrupt nesting was started earlier, the end of interrupt nesting
+ service must be called before returning to _tx_thread_context_restore.
+ This routine returns in processing in IRQ mode with interrupts disabled. */
+#ifdef TX_ENABLE_IRQ_NESTING
+ BL _tx_thread_irq_nesting_end
+#endif
+
+ /* Jump to context restore to restore system context. */
+ B _tx_thread_context_restore
+
+
+ /* This is an example of a vectored IRQ handler. */
+
+ /* At this point execution is still in the IRQ mode. The CPSR, point of
+ interrupt, and all C scratch registers are available for use. In
+ addition, IRQ interrupts may be re-enabled - with certain restrictions -
+ if nested IRQ interrupts are desired. Interrupts may be re-enabled over
+ small code sequences where lr is saved before enabling interrupts and
+ restored after interrupts are again disabled. */
+
+
+ /* Interrupt nesting is allowed after calling _tx_thread_irq_nesting_start
+ from IRQ mode with interrupts disabled. This routine switches to the
+ system mode and returns with IRQ interrupts enabled.
+
+ NOTE: It is very important to ensure all IRQ interrupts are cleared
+ prior to enabling nested IRQ interrupts. */
+
+ /* Application IRQ handlers can be called here! */
+
+ /* If interrupt nesting was started earlier, the end of interrupt nesting
+ service must be called before returning to _tx_thread_context_restore.
+ This routine returns in processing in IRQ mode with interrupts disabled. */
+
+ /* Jump to context restore to restore system context. */
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+ .global __tx_fiq_handler
+ .global __tx_fiq_processing_return
+__tx_fiq_handler:
+
+ /* Jump to fiq context save to save system context. */
+ B _tx_thread_fiq_context_save
+__tx_fiq_processing_return:
+
+ /* At this point execution is still in the FIQ mode. The CPSR, point of
+ interrupt, and all C scratch registers are available for use. */
+
+ /* Interrupt nesting is allowed after calling _tx_thread_fiq_nesting_start
+ from FIQ mode with interrupts disabled. This routine switches to the
+ system mode and returns with FIQ interrupts enabled.
+
+ NOTE: It is very important to ensure all FIQ interrupts are cleared
+ prior to enabling nested FIQ interrupts. */
+#ifdef TX_ENABLE_FIQ_NESTING
+ BL _tx_thread_fiq_nesting_start
+#endif
+
+ /* Application FIQ handlers can be called here! */
+
+ /* If interrupt nesting was started earlier, the end of interrupt nesting
+ service must be called before returning to _tx_thread_fiq_context_restore. */
+#ifdef TX_ENABLE_FIQ_NESTING
+ BL _tx_thread_fiq_nesting_end
+#endif
+
+ /* Jump to fiq context restore to restore system context. */
+ B _tx_thread_fiq_context_restore
+
+
+#else
+ .global __tx_fiq_handler
+__tx_fiq_handler:
+ B __tx_fiq_handler // FIQ interrupt handler
+#endif
+
+
+BUILD_OPTIONS:
+ .word _tx_build_options // Reference to bring in
+VERSION_ID:
+ .word _tx_version_id // Reference to bring in
+
+
diff --git a/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/tx/.cproject b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/tx/.cproject
new file mode 100644
index 00000000..476321bb
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/tx/.cproject
@@ -0,0 +1,146 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/tx/.project b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/tx/.project
new file mode 100644
index 00000000..863ca5cb
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/ac6/example_build/tx/.project
@@ -0,0 +1,48 @@
+
+
+ tx
+
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.genmakebuilder
+ clean,full,incremental,
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder
+ full,incremental,
+
+
+
+
+
+ org.eclipse.cdt.core.cnature
+ org.eclipse.cdt.managedbuilder.core.managedBuildNature
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigNature
+
+
+
+ inc_generic
+ 2
+ $%7BPARENT-5-PROJECT_LOC%7D/common/inc
+
+
+ inc_port
+ 2
+ $%7BPARENT-2-PROJECT_LOC%7D/inc
+
+
+ src_generic
+ 2
+ $%7BPARENT-5-PROJECT_LOC%7D/common/src
+
+
+ src_port
+ 2
+ $%7BPARENT-2-PROJECT_LOC%7D/src
+
+
+
diff --git a/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/crt0.S b/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/crt0.S
new file mode 100644
index 00000000..56b6c958
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/crt0.S
@@ -0,0 +1,90 @@
+
+/* .text is used instead of .section .text so it works with arm-aout too. */
+ .text
+ .code 32
+ .align 0
+
+ .global _mainCRTStartup
+ .global _start
+ .global start
+start:
+_start:
+_mainCRTStartup:
+
+/* Start by setting up a stack */
+ /* Set up the stack pointer to a fixed value */
+ ldr r3, .LC0
+ mov sp, r3
+ /* Setup a default stack-limit in case the code has been
+ compiled with "-mapcs-stack-check". Hard-wiring this value
+ is not ideal, since there is currently no support for
+ checking that the heap and stack have not collided, or that
+ this default 64k is enough for the program being executed.
+ However, it ensures that this simple crt0 world will not
+ immediately cause an overflow event: */
+ sub sl, sp, #64 << 10 /* Still assumes 256bytes below sl */
+ mov a2, #0 /* Second arg: fill value */
+ mov fp, a2 /* Null frame pointer */
+ mov r7, a2 /* Null frame pointer for Thumb */
+
+ ldr a1, .LC1 /* First arg: start of memory block */
+ ldr a3, .LC2
+ sub a3, a3, a1 /* Third arg: length of block */
+
+
+
+ bl memset
+ mov r0, #0 /* no arguments */
+ mov r1, #0 /* no argv either */
+#ifdef __USES_INITFINI__
+ /* Some arm/elf targets use the .init and .fini sections
+ to create constructors and destructors, and for these
+ targets we need to call the _init function and arrange
+ for _fini to be called at program exit. */
+ mov r4, r0
+ mov r5, r1
+/* ldr r0, .Lfini */
+ bl atexit
+/* bl init */
+ mov r0, r4
+ mov r1, r5
+#endif
+ bl main
+
+ bl exit /* Should not return. */
+
+
+ /* For Thumb, constants must be after the code since only
+ positive offsets are supported for PC relative addresses. */
+
+ .align 0
+.LC0:
+.LC1:
+ .word __bss_start__
+.LC2:
+ .word __bss_end__
+/*
+#ifdef __USES_INITFINI__
+.Lfini:
+ .word _fini
+#endif */
+ /* Return ... */
+#ifdef __APCS_26__
+ movs pc, lr
+#else
+#ifdef __THUMB_INTERWORK
+ bx lr
+#else
+ mov pc, lr
+#endif
+#endif
+
+
+/* Workspace for Angel calls. */
+ .data
+/* Data returned by monitor SWI. */
+.global __stack_base__
+HeapBase: .word 0
+HeapLimit: .word 0
+__stack_base__: .word 0
+StackLimit: .word 0
diff --git a/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/reset.S b/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/reset.S
new file mode 100644
index 00000000..597e9d9a
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/reset.S
@@ -0,0 +1,64 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Initialize */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+
+ .arm
+
+ .global _start
+ .global __tx_undefined
+ .global __tx_swi_interrupt
+ .global __tx_prefetch_handler
+ .global __tx_abort_handler
+ .global __tx_reserved_handler
+ .global __tx_irq_handler
+ .global __tx_fiq_handler
+
+/* Define the vector area. This should be located or copied to 0. */
+
+ .text
+ .global __vectors
+__vectors:
+
+ LDR pc, STARTUP // Reset goes to startup function
+ LDR pc, UNDEFINED // Undefined handler
+ LDR pc, SWI // Software interrupt handler
+ LDR pc, PREFETCH // Prefetch exception handler
+ LDR pc, ABORT // Abort exception handler
+ LDR pc, RESERVED // Reserved exception handler
+ LDR pc, IRQ // IRQ interrupt handler
+ LDR pc, FIQ // FIQ interrupt handler
+
+STARTUP:
+ .word _start // Reset goes to C startup function
+UNDEFINED:
+ .word __tx_undefined // Undefined handler
+SWI:
+ .word __tx_swi_interrupt // Software interrupt handler
+PREFETCH:
+ .word __tx_prefetch_handler // Prefetch exception handler
+ABORT:
+ .word __tx_abort_handler // Abort exception handler
+RESERVED:
+ .word __tx_reserved_handler // Reserved exception handler
+IRQ:
+ .word __tx_irq_handler // IRQ interrupt handler
+FIQ:
+ .word __tx_fiq_handler // FIQ interrupt handler
diff --git a/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/sample_threadx.c b/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/sample_threadx.c
new file mode 100644
index 00000000..8c61de06
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/sample_threadx.c
@@ -0,0 +1,369 @@
+/* This is a small demo of the high-performance ThreadX kernel. It includes examples of eight
+ threads of different priorities, using a message queue, semaphore, mutex, event flags group,
+ byte pool, and block pool. */
+
+#include "tx_api.h"
+
+#define DEMO_STACK_SIZE 1024
+#define DEMO_BYTE_POOL_SIZE 9120
+#define DEMO_BLOCK_POOL_SIZE 100
+#define DEMO_QUEUE_SIZE 100
+
+
+/* Define the ThreadX object control blocks... */
+
+TX_THREAD thread_0;
+TX_THREAD thread_1;
+TX_THREAD thread_2;
+TX_THREAD thread_3;
+TX_THREAD thread_4;
+TX_THREAD thread_5;
+TX_THREAD thread_6;
+TX_THREAD thread_7;
+TX_QUEUE queue_0;
+TX_SEMAPHORE semaphore_0;
+TX_MUTEX mutex_0;
+TX_EVENT_FLAGS_GROUP event_flags_0;
+TX_BYTE_POOL byte_pool_0;
+TX_BLOCK_POOL block_pool_0;
+
+
+/* Define the counters used in the demo application... */
+
+ULONG thread_0_counter;
+ULONG thread_1_counter;
+ULONG thread_1_messages_sent;
+ULONG thread_2_counter;
+ULONG thread_2_messages_received;
+ULONG thread_3_counter;
+ULONG thread_4_counter;
+ULONG thread_5_counter;
+ULONG thread_6_counter;
+ULONG thread_7_counter;
+
+
+/* Define thread prototypes. */
+
+void thread_0_entry(ULONG thread_input);
+void thread_1_entry(ULONG thread_input);
+void thread_2_entry(ULONG thread_input);
+void thread_3_and_4_entry(ULONG thread_input);
+void thread_5_entry(ULONG thread_input);
+void thread_6_and_7_entry(ULONG thread_input);
+
+
+/* Define main entry point. */
+
+int main()
+{
+
+ /* Enter the ThreadX kernel. */
+ tx_kernel_enter();
+}
+
+
+/* Define what the initial system looks like. */
+
+void tx_application_define(void *first_unused_memory)
+{
+
+CHAR *pointer = TX_NULL;
+
+
+ /* Create a byte memory pool from which to allocate the thread stacks. */
+ tx_byte_pool_create(&byte_pool_0, "byte pool 0", first_unused_memory, DEMO_BYTE_POOL_SIZE);
+
+ /* Put system definition stuff in here, e.g. thread creates and other assorted
+ create information. */
+
+ /* Allocate the stack for thread 0. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create the main thread. */
+ tx_thread_create(&thread_0, "thread 0", thread_0_entry, 0,
+ pointer, DEMO_STACK_SIZE,
+ 1, 1, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+
+ /* Allocate the stack for thread 1. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 1 and 2. These threads pass information through a ThreadX
+ message queue. It is also interesting to note that these threads have a time
+ slice. */
+ tx_thread_create(&thread_1, "thread 1", thread_1_entry, 1,
+ pointer, DEMO_STACK_SIZE,
+ 16, 16, 4, TX_AUTO_START);
+
+ /* Allocate the stack for thread 2. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_2, "thread 2", thread_2_entry, 2,
+ pointer, DEMO_STACK_SIZE,
+ 16, 16, 4, TX_AUTO_START);
+
+ /* Allocate the stack for thread 3. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 3 and 4. These threads compete for a ThreadX counting semaphore.
+ An interesting thing here is that both threads share the same instruction area. */
+ tx_thread_create(&thread_3, "thread 3", thread_3_and_4_entry, 3,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 4. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_4, "thread 4", thread_3_and_4_entry, 4,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 5. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create thread 5. This thread simply pends on an event flag which will be set
+ by thread_0. */
+ tx_thread_create(&thread_5, "thread 5", thread_5_entry, 5,
+ pointer, DEMO_STACK_SIZE,
+ 4, 4, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 6. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 6 and 7. These threads compete for a ThreadX mutex. */
+ tx_thread_create(&thread_6, "thread 6", thread_6_and_7_entry, 6,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 7. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_7, "thread 7", thread_6_and_7_entry, 7,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the message queue. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_QUEUE_SIZE*sizeof(ULONG), TX_NO_WAIT);
+
+ /* Create the message queue shared by threads 1 and 2. */
+ tx_queue_create(&queue_0, "queue 0", TX_1_ULONG, pointer, DEMO_QUEUE_SIZE*sizeof(ULONG));
+
+ /* Create the semaphore used by threads 3 and 4. */
+ tx_semaphore_create(&semaphore_0, "semaphore 0", 1);
+
+ /* Create the event flags group used by threads 1 and 5. */
+ tx_event_flags_create(&event_flags_0, "event flags 0");
+
+ /* Create the mutex used by thread 6 and 7 without priority inheritance. */
+ tx_mutex_create(&mutex_0, "mutex 0", TX_NO_INHERIT);
+
+ /* Allocate the memory for a small block pool. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_BLOCK_POOL_SIZE, TX_NO_WAIT);
+
+ /* Create a block memory pool to allocate a message buffer from. */
+ tx_block_pool_create(&block_pool_0, "block pool 0", sizeof(ULONG), pointer, DEMO_BLOCK_POOL_SIZE);
+
+ /* Allocate a block and release the block memory. */
+ tx_block_allocate(&block_pool_0, (VOID **) &pointer, TX_NO_WAIT);
+
+ /* Release the block back to the pool. */
+ tx_block_release(pointer);
+}
+
+
+
+/* Define the test threads. */
+
+void thread_0_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This thread simply sits in while-forever-sleep loop. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_0_counter++;
+
+ /* Sleep for 10 ticks. */
+ tx_thread_sleep(10);
+
+ /* Set event flag 0 to wakeup thread 5. */
+ status = tx_event_flags_set(&event_flags_0, 0x1, TX_OR);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
+
+
+void thread_1_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This thread simply sends messages to a queue shared by thread 2. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_1_counter++;
+
+ /* Send message to queue 0. */
+ status = tx_queue_send(&queue_0, &thread_1_messages_sent, TX_WAIT_FOREVER);
+
+ /* Check completion status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Increment the message sent. */
+ thread_1_messages_sent++;
+ }
+}
+
+
+void thread_2_entry(ULONG thread_input)
+{
+
+ULONG received_message;
+UINT status;
+
+ /* This thread retrieves messages placed on the queue by thread 1. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_2_counter++;
+
+ /* Retrieve a message from the queue. */
+ status = tx_queue_receive(&queue_0, &received_message, TX_WAIT_FOREVER);
+
+ /* Check completion status and make sure the message is what we
+ expected. */
+ if ((status != TX_SUCCESS) || (received_message != thread_2_messages_received))
+ break;
+
+ /* Otherwise, all is okay. Increment the received message count. */
+ thread_2_messages_received++;
+ }
+}
+
+
+void thread_3_and_4_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This function is executed from thread 3 and thread 4. As the loop
+ below shows, these function compete for ownership of semaphore_0. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ if (thread_input == 3)
+ thread_3_counter++;
+ else
+ thread_4_counter++;
+
+ /* Get the semaphore with suspension. */
+ status = tx_semaphore_get(&semaphore_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Sleep for 2 ticks to hold the semaphore. */
+ tx_thread_sleep(2);
+
+ /* Release the semaphore. */
+ status = tx_semaphore_put(&semaphore_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
+
+
+void thread_5_entry(ULONG thread_input)
+{
+
+UINT status;
+ULONG actual_flags;
+
+
+ /* This thread simply waits for an event in a forever loop. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_5_counter++;
+
+ /* Wait for event flag 0. */
+ status = tx_event_flags_get(&event_flags_0, 0x1, TX_OR_CLEAR,
+ &actual_flags, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if ((status != TX_SUCCESS) || (actual_flags != 0x1))
+ break;
+ }
+}
+
+
+void thread_6_and_7_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This function is executed from thread 6 and thread 7. As the loop
+ below shows, these function compete for ownership of mutex_0. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ if (thread_input == 6)
+ thread_6_counter++;
+ else
+ thread_7_counter++;
+
+ /* Get the mutex with suspension. */
+ status = tx_mutex_get(&mutex_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Get the mutex again with suspension. This shows
+ that an owning thread may retrieve the mutex it
+ owns multiple times. */
+ status = tx_mutex_get(&mutex_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Sleep for 2 ticks to hold the mutex. */
+ tx_thread_sleep(2);
+
+ /* Release the mutex. */
+ status = tx_mutex_put(&mutex_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Release the mutex again. This will actually
+ release ownership since it was obtained twice. */
+ status = tx_mutex_put(&mutex_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
diff --git a/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/sample_threadx.ld b/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/sample_threadx.ld
new file mode 100644
index 00000000..3dea4e1c
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/sample_threadx.ld
@@ -0,0 +1,239 @@
+OUTPUT_FORMAT("elf32-littlearm", "elf32-bigarm",
+ "elf32-littlearm")
+OUTPUT_ARCH(arm)
+/* ENTRY(_start) */
+/* Do we need any of these for elf?
+ __DYNAMIC = 0; */
+SECTIONS
+{
+ . = 0x00000000;
+
+ .vectors : {reset.o(.text) }
+
+ /* Read-only sections, merged into text segment: */
+ . = 0x00001000;
+ .interp : { *(.interp) }
+ .hash : { *(.hash) }
+ .dynsym : { *(.dynsym) }
+ .dynstr : { *(.dynstr) }
+ .gnu.version : { *(.gnu.version) }
+ .gnu.version_d : { *(.gnu.version_d) }
+ .gnu.version_r : { *(.gnu.version_r) }
+ .rel.init : { *(.rel.init) }
+ .rela.init : { *(.rela.init) }
+ .rel.text :
+ {
+ *(.rel.text)
+ *(.rel.text.*)
+ *(.rel.gnu.linkonce.t*)
+ }
+ .rela.text :
+ {
+ *(.rela.text)
+ *(.rela.text.*)
+ *(.rela.gnu.linkonce.t*)
+ }
+ .rel.fini : { *(.rel.fini) }
+ .rela.fini : { *(.rela.fini) }
+ .rel.rodata :
+ {
+ *(.rel.rodata)
+ *(.rel.rodata.*)
+ *(.rel.gnu.linkonce.r*)
+ }
+ .rela.rodata :
+ {
+ *(.rela.rodata)
+ *(.rela.rodata.*)
+ *(.rela.gnu.linkonce.r*)
+ }
+ .rel.data :
+ {
+ *(.rel.data)
+ *(.rel.data.*)
+ *(.rel.gnu.linkonce.d*)
+ }
+ .rela.data :
+ {
+ *(.rela.data)
+ *(.rela.data.*)
+ *(.rela.gnu.linkonce.d*)
+ }
+ .rel.ctors : { *(.rel.ctors) }
+ .rela.ctors : { *(.rela.ctors) }
+ .rel.dtors : { *(.rel.dtors) }
+ .rela.dtors : { *(.rela.dtors) }
+ .rel.got : { *(.rel.got) }
+ .rela.got : { *(.rela.got) }
+ .rel.sdata :
+ {
+ *(.rel.sdata)
+ *(.rel.sdata.*)
+ *(.rel.gnu.linkonce.s*)
+ }
+ .rela.sdata :
+ {
+ *(.rela.sdata)
+ *(.rela.sdata.*)
+ *(.rela.gnu.linkonce.s*)
+ }
+ .rel.sbss : { *(.rel.sbss) }
+ .rela.sbss : { *(.rela.sbss) }
+ .rel.bss : { *(.rel.bss) }
+ .rela.bss : { *(.rela.bss) }
+ .rel.plt : { *(.rel.plt) }
+ .rela.plt : { *(.rela.plt) }
+ .plt : { *(.plt) }
+ .text :
+ {
+ *(.text)
+ *(.text.*)
+ *(.stub)
+ /* .gnu.warning sections are handled specially by elf32.em. */
+ *(.gnu.warning)
+ *(.gnu.linkonce.t*)
+ *(.glue_7t) *(.glue_7)
+ } =0
+ .init :
+ {
+ KEEP (*(.init))
+ } =0
+ _etext = .;
+ PROVIDE (etext = .);
+ .fini :
+ {
+ KEEP (*(.fini))
+ } =0
+ .rodata : { *(.rodata) *(.rodata.*) *(.gnu.linkonce.r*) }
+ .rodata1 : { *(.rodata1) }
+ .eh_frame_hdr : { *(.eh_frame_hdr) }
+ /* Adjust the address for the data segment. We want to adjust up to
+ the same address within the page on the next page up. */
+ . = ALIGN(256) + (. & (256 - 1));
+ .data :
+ {
+ *(.data)
+ *(.data.*)
+ *(.gnu.linkonce.d*)
+ SORT(CONSTRUCTORS)
+ }
+ .data1 : { *(.data1) }
+ .eh_frame : { KEEP (*(.eh_frame)) }
+ .gcc_except_table : { *(.gcc_except_table) }
+ .ctors :
+ {
+ /* gcc uses crtbegin.o to find the start of
+ the constructors, so we make sure it is
+ first. Because this is a wildcard, it
+ doesn't matter if the user does not
+ actually link against crtbegin.o; the
+ linker won't look for a file to match a
+ wildcard. The wildcard also means that it
+ doesn't matter which directory crtbegin.o
+ is in. */
+ KEEP (*crtbegin.o(.ctors))
+ /* We don't want to include the .ctor section from
+ from the crtend.o file until after the sorted ctors.
+ The .ctor section from the crtend file contains the
+ end of ctors marker and it must be last */
+ KEEP (*(EXCLUDE_FILE (*crtend.o ) .ctors))
+ KEEP (*(SORT(.ctors.*)))
+ KEEP (*(.ctors))
+ }
+ .dtors :
+ {
+ KEEP (*crtbegin.o(.dtors))
+ KEEP (*(EXCLUDE_FILE (*crtend.o ) .dtors))
+ KEEP (*(SORT(.dtors.*)))
+ KEEP (*(.dtors))
+ }
+ .jcr : { KEEP (*(.jcr)) }
+ .got : { *(.got.plt) *(.got) }
+ .dynamic : { *(.dynamic) }
+ /* We want the small data sections together, so single-instruction offsets
+ can access them all, and initialized data all before uninitialized, so
+ we can shorten the on-disk segment size. */
+ .sdata :
+ {
+ *(.sdata)
+ *(.sdata.*)
+ *(.gnu.linkonce.s.*)
+ }
+ _edata = .;
+ PROVIDE (edata = .);
+ __bss_start = .;
+ __bss_start__ = .;
+ .sbss :
+ {
+ *(.dynsbss)
+ *(.sbss)
+ *(.sbss.*)
+ *(.scommon)
+ }
+ .bss :
+ {
+ *(.dynbss)
+ *(.bss)
+ *(.bss.*)
+ *(COMMON)
+ /* Align here to ensure that the .bss section occupies space up to
+ _end. Align after .bss to ensure correct alignment even if the
+ .bss section disappears because there are no input sections. */
+ . = ALIGN(32 / 8);
+ }
+ . = ALIGN(32 / 8);
+
+ _bss_end__ = . ; __bss_end__ = . ;
+ PROVIDE (end = .);
+
+ .stack :
+ {
+
+ _stack_bottom = ABSOLUTE(.) ;
+
+ /* Allocate room for stack. This must be big enough for the IRQ, FIQ, and
+ SYS stack if nested interrupts are enabled. */
+ . = ALIGN(8) ;
+ . += 4096 ;
+ _sp = . - 16 ;
+ _stack_top = ABSOLUTE(.) ;
+ }
+
+ _end = .; __end__ = . ;
+
+ /* Stabs debugging sections. */
+ .stab 0 : { *(.stab) }
+ .stabstr 0 : { *(.stabstr) }
+ .stab.excl 0 : { *(.stab.excl) }
+ .stab.exclstr 0 : { *(.stab.exclstr) }
+ .stab.index 0 : { *(.stab.index) }
+ .stab.indexstr 0 : { *(.stab.indexstr) }
+ .comment 0 : { *(.comment) }
+ /* DWARF debug sections.
+ Symbols in the DWARF debugging sections are relative to the beginning
+ of the section so we begin them at 0. */
+ /* DWARF 1 */
+ .debug 0 : { *(.debug) }
+ .line 0 : { *(.line) }
+ /* GNU DWARF 1 extensions */
+ .debug_srcinfo 0 : { *(.debug_srcinfo) }
+ .debug_sfnames 0 : { *(.debug_sfnames) }
+ /* DWARF 1.1 and DWARF 2 */
+ .debug_aranges 0 : { *(.debug_aranges) }
+ .debug_pubnames 0 : { *(.debug_pubnames) }
+ /* DWARF 2 */
+ .debug_info 0 : { *(.debug_info) }
+ .debug_abbrev 0 : { *(.debug_abbrev) }
+ .debug_line 0 : { *(.debug_line) }
+ .debug_frame 0 : { *(.debug_frame) }
+ .debug_str 0 : { *(.debug_str) }
+ .debug_loc 0 : { *(.debug_loc) }
+ .debug_macinfo 0 : { *(.debug_macinfo) }
+ /* SGI/MIPS DWARF 2 extensions */
+ .debug_weaknames 0 : { *(.debug_weaknames) }
+ .debug_funcnames 0 : { *(.debug_funcnames) }
+ .debug_typenames 0 : { *(.debug_typenames) }
+ .debug_varnames 0 : { *(.debug_varnames) }
+
+ /* These must appear regardless of . */
+}
diff --git a/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/tx_initialize_low_level.S b/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/tx_initialize_low_level.S
new file mode 100644
index 00000000..4b324e0a
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/gnu/example_build/tx_initialize_low_level.S
@@ -0,0 +1,311 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Initialize */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .arm
+
+SVC_MODE = 0xD3 // Disable IRQ/FIQ SVC mode
+IRQ_MODE = 0xD2 // Disable IRQ/FIQ IRQ mode
+FIQ_MODE = 0xD1 // Disable IRQ/FIQ FIQ mode
+SYS_MODE = 0xDF // Disable IRQ/FIQ SYS mode
+FIQ_STACK_SIZE = 512 // FIQ stack size
+IRQ_STACK_SIZE = 1024 // IRQ stack size
+SYS_STACK_SIZE = 1024 // System stack size
+
+ .global _tx_thread_system_stack_ptr
+ .global _tx_initialize_unused_memory
+ .global _tx_thread_context_save
+ .global _tx_thread_context_restore
+ .global _tx_timer_interrupt
+ .global _end
+ .global _sp
+ .global _stack_bottom
+
+
+/* Define the 16-bit Thumb mode veneer for _tx_initialize_low_level for
+ applications calling this function from to 16-bit Thumb mode. */
+
+ .text
+ .align 2
+ .thumb
+ .global $_tx_initialize_low_level
+ .type $_tx_initialize_low_level,function
+$_tx_initialize_low_level:
+ BX pc // Switch to 32-bit mode
+ NOP //
+ .arm
+ STMFD sp!, {lr} // Save return address
+ BL _tx_initialize_low_level // Call _tx_initialize_low_level function
+ LDMFD sp!, {lr} // Recover saved return address
+ BX lr // Return to 16-bit caller
+
+ .text
+ .align 2
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_initialize_low_level ARMv7-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is responsible for any low-level processor */
+/* initialization, including setting up interrupt vectors, setting */
+/* up a periodic timer interrupt source, saving the system stack */
+/* pointer for use in ISR processing later, and finding the first */
+/* available RAM memory address for tx_application_define. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_initialize_kernel_enter ThreadX entry function */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_initialize_low_level
+ .type _tx_initialize_low_level,function
+_tx_initialize_low_level:
+
+ /* We must be in SVC mode at this point! */
+
+ /* Setup various stack pointers. */
+
+ LDR r1, =_sp // Get pointer to stack area
+
+#ifdef TX_ENABLE_IRQ_NESTING
+
+ /* Setup the system mode stack for nested interrupt support */
+
+ LDR r2, =SYS_STACK_SIZE // Pickup stack size
+ MOV r3, #SYS_MODE // Build SYS mode CPSR
+ MSR CPSR_c, r3 // Enter SYS mode
+ SUB r1, r1, #1 // Backup 1 byte
+ BIC r1, r1, #7 // Ensure 8-byte alignment
+ MOV sp, r1 // Setup SYS stack pointer
+ SUB r1, r1, r2 // Calculate start of next stack
+#endif
+
+ LDR r2, =FIQ_STACK_SIZE // Pickup stack size
+ MOV r0, #FIQ_MODE // Build FIQ mode CPSR
+ MSR CPSR, r0 // Enter FIQ mode
+ SUB r1, r1, #1 // Backup 1 byte
+ BIC r1, r1, #7 // Ensure 8-byte alignment
+ MOV sp, r1 // Setup FIQ stack pointer
+ SUB r1, r1, r2 // Calculate start of next stack
+ LDR r2, =IRQ_STACK_SIZE // Pickup IRQ stack size
+ MOV r0, #IRQ_MODE // Build IRQ mode CPSR
+ MSR CPSR, r0 // Enter IRQ mode
+ SUB r1, r1, #1 // Backup 1 byte
+ BIC r1, r1, #7 // Ensure 8-byte alignment
+ MOV sp, r1 // Setup IRQ stack pointer
+ SUB r3, r1, r2 // Calculate end of IRQ stack
+ MOV r0, #SVC_MODE // Build SVC mode CPSR
+ MSR CPSR, r0 // Enter SVC mode
+ LDR r2, =_stack_bottom // Pickup stack bottom
+ CMP r3, r2 // Compare the current stack end with the bottom
+_stack_error_loop:
+ BLT _stack_error_loop // If the IRQ stack exceeds the stack bottom, just sit here!
+
+ LDR r2, =_tx_thread_system_stack_ptr // Pickup stack pointer
+ STR r1, [r2] // Save the system stack
+
+ LDR r1, =_end // Get end of non-initialized RAM area
+ LDR r2, =_tx_initialize_unused_memory // Pickup unused memory ptr address
+ ADD r1, r1, #8 // Increment to next free word
+ STR r1, [r2] // Save first free memory address
+
+#ifdef __THUMB_INTERWORK
+ BX lr // Return to caller
+#else
+ MOV pc, lr // Return to caller
+#endif
+
+/* Define shells for each of the interrupt vectors. */
+
+ .global __tx_undefined
+__tx_undefined:
+ B __tx_undefined // Undefined handler
+
+ .global __tx_swi_interrupt
+__tx_swi_interrupt:
+ B __tx_swi_interrupt // Software interrupt handler
+
+ .global __tx_prefetch_handler
+__tx_prefetch_handler:
+ B __tx_prefetch_handler // Prefetch exception handler
+
+ .global __tx_abort_handler
+__tx_abort_handler:
+ B __tx_abort_handler // Abort exception handler
+
+ .global __tx_reserved_handler
+__tx_reserved_handler:
+ B __tx_reserved_handler // Reserved exception handler
+
+ .global __tx_irq_handler
+ .global __tx_irq_processing_return
+__tx_irq_handler:
+
+ /* Jump to context save to save system context. */
+ B _tx_thread_context_save
+__tx_irq_processing_return:
+//
+ /* At this point execution is still in the IRQ mode. The CPSR, point of
+ interrupt, and all C scratch registers are available for use. In
+ addition, IRQ interrupts may be re-enabled - with certain restrictions -
+ if nested IRQ interrupts are desired. Interrupts may be re-enabled over
+ small code sequences where lr is saved before enabling interrupts and
+ restored after interrupts are again disabled. */
+
+ /* Interrupt nesting is allowed after calling _tx_thread_irq_nesting_start
+ from IRQ mode with interrupts disabled. This routine switches to the
+ system mode and returns with IRQ interrupts enabled.
+
+ NOTE: It is very important to ensure all IRQ interrupts are cleared
+ prior to enabling nested IRQ interrupts. */
+#ifdef TX_ENABLE_IRQ_NESTING
+ BL _tx_thread_irq_nesting_start
+#endif
+
+ /* For debug purpose, execute the timer interrupt processing here. In
+ a real system, some kind of status indication would have to be checked
+ before the timer interrupt handler could be called. */
+
+ BL _tx_timer_interrupt // Timer interrupt handler
+
+
+ /* If interrupt nesting was started earlier, the end of interrupt nesting
+ service must be called before returning to _tx_thread_context_restore.
+ This routine returns in processing in IRQ mode with interrupts disabled. */
+#ifdef TX_ENABLE_IRQ_NESTING
+ BL _tx_thread_irq_nesting_end
+#endif
+
+ /* Jump to context restore to restore system context. */
+ B _tx_thread_context_restore
+
+
+ /* This is an example of a vectored IRQ handler. */
+
+
+
+ /* Save initial context and call context save to prepare for
+ vectored ISR execution. */
+
+ /* At this point execution is still in the IRQ mode. The CPSR, point of
+ interrupt, and all C scratch registers are available for use. In
+ addition, IRQ interrupts may be re-enabled - with certain restrictions -
+ if nested IRQ interrupts are desired. Interrupts may be re-enabled over
+ small code sequences where lr is saved before enabling interrupts and
+ restored after interrupts are again disabled. */
+
+
+ /* Interrupt nesting is allowed after calling _tx_thread_irq_nesting_start
+ from IRQ mode with interrupts disabled. This routine switches to the
+ system mode and returns with IRQ interrupts enabled.
+
+ NOTE: It is very important to ensure all IRQ interrupts are cleared
+ prior to enabling nested IRQ interrupts. */
+
+ /* Application IRQ handlers can be called here! */
+
+ /* If interrupt nesting was started earlier, the end of interrupt nesting
+ service must be called before returning to _tx_thread_context_restore.
+ This routine returns in processing in IRQ mode with interrupts disabled. */
+
+
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+ .global __tx_fiq_handler
+ .global __tx_fiq_processing_return
+__tx_fiq_handler:
+
+ /* Jump to fiq context save to save system context. */
+ B _tx_thread_fiq_context_save
+__tx_fiq_processing_return:
+
+ /* At this point execution is still in the FIQ mode. The CPSR, point of
+ interrupt, and all C scratch registers are available for use. */
+
+ /* Interrupt nesting is allowed after calling _tx_thread_fiq_nesting_start
+ from FIQ mode with interrupts disabled. This routine switches to the
+ system mode and returns with FIQ interrupts enabled.
+
+ NOTE: It is very important to ensure all FIQ interrupts are cleared
+ prior to enabling nested FIQ interrupts. */
+#ifdef TX_ENABLE_FIQ_NESTING
+ BL _tx_thread_fiq_nesting_start
+#endif
+
+ /* Application FIQ handlers can be called here! */
+
+ /* If interrupt nesting was started earlier, the end of interrupt nesting
+ service must be called before returning to _tx_thread_fiq_context_restore. */
+#ifdef TX_ENABLE_FIQ_NESTING
+ BL _tx_thread_fiq_nesting_end
+#endif
+
+ /* Jump to fiq context restore to restore system context. */
+ B _tx_thread_fiq_context_restore
+
+
+#else
+ .global __tx_fiq_handler
+__tx_fiq_handler:
+ B __tx_fiq_handler // FIQ interrupt handler
+#endif
+
+
+BUILD_OPTIONS:
+ .word _tx_build_options // Reference to bring in
+VERSION_ID:
+ .word _tx_version_id // Reference to bring in
+
+
+
diff --git a/ports_arch/ARMv7-A/threadx/ports/iar/example_build/azure_rtos.eww b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/azure_rtos.eww
new file mode 100644
index 00000000..17e0d329
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/azure_rtos.eww
@@ -0,0 +1,13 @@
+
+
+
+
+ $WS_DIR$\sample_threadx.ewp
+
+
+ $WS_DIR$\tx.ewp
+
+
+
+
+
diff --git a/ports_arch/ARMv7-A/threadx/ports/iar/example_build/cstartup.s b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/cstartup.s
new file mode 100644
index 00000000..b4ed8f87
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/cstartup.s
@@ -0,0 +1,156 @@
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;;
+;; Part one of the system initialization code,
+;; contains low-level
+;; initialization.
+;;
+;; Copyright 2007 IAR Systems. All rights reserved.
+;;
+;; $Revision: 14520 $
+;;
+
+ MODULE ?cstartup
+
+ ;; Forward declaration of sections.
+ SECTION IRQ_STACK:DATA:NOROOT(3)
+ SECTION FIQ_STACK:DATA:NOROOT(3)
+ SECTION CSTACK:DATA:NOROOT(3)
+
+;
+; The module in this file are included in the libraries, and may be
+; replaced by any user-defined modules that define the PUBLIC symbol
+; __iar_program_start or a user defined start symbol.
+;
+; To override the cstartup defined in the library, simply add your
+; modified version to the workbench project.
+
+ SECTION .intvec:CODE:NOROOT(2)
+
+ PUBLIC __vector
+ PUBLIC __vector_0x14
+ PUBLIC __iar_program_start
+ EXTERN __tx_undefined
+ EXTERN __tx_swi_interrupt
+ EXTERN __tx_prefetch_handler
+ EXTERN __tx_abort_handler
+ EXTERN __tx_irq_handler
+ EXTERN __tx_fiq_handler
+
+ ARM
+__vector:
+ ; All default exception handlers (except reset) are
+ ; defined as weak symbol definitions.
+ ; If a handler is defined by the application it will take precedence.
+ LDR PC,Reset_Addr ; Reset
+ LDR PC,Undefined_Addr ; Undefined instructions
+ LDR PC,SWI_Addr ; Software interrupt (SWI/SVC)
+ LDR PC,Prefetch_Addr ; Prefetch abort
+ LDR PC,Abort_Addr ; Data abort
+__vector_0x14:
+ DCD 0 ; RESERVED
+ LDR PC,IRQ_Addr ; IRQ
+ LDR PC,FIQ_Addr ; FIQ
+
+Reset_Addr: DCD __iar_program_start
+Undefined_Addr: DCD __tx_undefined
+SWI_Addr: DCD __tx_swi_interrupt
+Prefetch_Addr: DCD __tx_prefetch_handler
+Abort_Addr: DCD __tx_abort_handler
+IRQ_Addr: DCD __tx_irq_handler
+FIQ_Addr: DCD __tx_fiq_handler
+
+; --------------------------------------------------
+; ?cstartup -- low-level system initialization code.
+;
+; After a reser execution starts here, the mode is ARM, supervisor
+; with interrupts disabled.
+;
+
+
+
+ SECTION .text:CODE:NOROOT(2)
+
+; PUBLIC ?cstartup
+ EXTERN ?main
+ REQUIRE __vector
+
+ ARM
+
+__iar_program_start:
+?cstartup:
+
+;
+; Add initialization needed before setup of stackpointers here.
+;
+
+;
+; Initialize the stack pointers.
+; The pattern below can be used for any of the exception stacks:
+; FIQ, IRQ, SVC, ABT, UND, SYS.
+; The USR mode uses the same stack as SYS.
+; The stack segments must be defined in the linker command file,
+; and be declared above.
+;
+
+
+; --------------------
+; Mode, correspords to bits 0-5 in CPSR
+
+MODE_MSK DEFINE 0x1F ; Bit mask for mode bits in CPSR
+
+USR_MODE DEFINE 0x10 ; User mode
+FIQ_MODE DEFINE 0x11 ; Fast Interrupt Request mode
+IRQ_MODE DEFINE 0x12 ; Interrupt Request mode
+SVC_MODE DEFINE 0x13 ; Supervisor mode
+ABT_MODE DEFINE 0x17 ; Abort mode
+UND_MODE DEFINE 0x1B ; Undefined Instruction mode
+SYS_MODE DEFINE 0x1F ; System mode
+
+
+ MRS r0, cpsr ; Original PSR value
+
+ ;; Set up the interrupt stack pointer.
+
+ BIC r0, r0, #MODE_MSK ; Clear the mode bits
+ ORR r0, r0, #IRQ_MODE ; Set IRQ mode bits
+ MSR cpsr_c, r0 ; Change the mode
+ LDR sp, =SFE(IRQ_STACK) ; End of IRQ_STACK
+
+ ;; Set up the fast interrupt stack pointer.
+
+ BIC r0, r0, #MODE_MSK ; Clear the mode bits
+ ORR r0, r0, #FIQ_MODE ; Set FIR mode bits
+ MSR cpsr_c, r0 ; Change the mode
+ LDR sp, =SFE(FIQ_STACK) ; End of FIQ_STACK
+
+ ;; Set up the normal stack pointer.
+
+ BIC r0 ,r0, #MODE_MSK ; Clear the mode bits
+ ORR r0 ,r0, #SYS_MODE ; Set System mode bits
+ MSR cpsr_c, r0 ; Change the mode
+ LDR sp, =SFE(CSTACK) ; End of CSTACK
+
+#ifdef __ARMVFP__
+ MRC p15, 0, r1, c1, c0, 2 ; r1 = Access Control Register
+ ORR r1, r1, #(0xf << 20) ; Enable full access for p10,11
+ MCR p15, 0, r1, c1, c0, 2 ; Access Control Register = r1
+ MOV r1, #0
+ MCR p15, 0, r1, c7, c5, 4 ; Flush prefetch buffer because of FMXR below and
+ ; CP 10 & 11 were only just enabled
+ MOV r0, #0x40000000 ; Enable VFP itself
+ FMXR FPEXC, r0 ; FPEXC = r0
+#endif
+
+;
+; Add more initialization here
+;
+
+; Continue to ?main for C-level initialization.
+
+ B ?main
+
+ END
+
+
+
diff --git a/ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.c b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.c
new file mode 100644
index 00000000..02183317
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.c
@@ -0,0 +1,372 @@
+/* This is a small demo of the high-performance ThreadX kernel. It includes examples of eight
+ threads of different priorities, using a message queue, semaphore, mutex, event flags group,
+ byte pool, and block pool. */
+
+#include "tx_api.h"
+
+#define DEMO_STACK_SIZE 1024
+#define DEMO_BYTE_POOL_SIZE 9120
+#define DEMO_BLOCK_POOL_SIZE 100
+#define DEMO_QUEUE_SIZE 100
+
+
+/* Define the ThreadX object control blocks... */
+
+TX_THREAD thread_0;
+TX_THREAD thread_1;
+TX_THREAD thread_2;
+TX_THREAD thread_3;
+TX_THREAD thread_4;
+TX_THREAD thread_5;
+TX_THREAD thread_6;
+TX_THREAD thread_7;
+TX_QUEUE queue_0;
+TX_SEMAPHORE semaphore_0;
+TX_MUTEX mutex_0;
+TX_EVENT_FLAGS_GROUP event_flags_0;
+TX_BYTE_POOL byte_pool_0;
+TX_BLOCK_POOL block_pool_0;
+
+
+/* Define the counters used in the demo application... */
+
+ULONG thread_0_counter;
+ULONG thread_1_counter;
+ULONG thread_1_messages_sent;
+ULONG thread_2_counter;
+ULONG thread_2_messages_received;
+ULONG thread_3_counter;
+ULONG thread_4_counter;
+ULONG thread_5_counter;
+ULONG thread_6_counter;
+ULONG thread_7_counter;
+
+
+UCHAR memory_pool[DEMO_BYTE_POOL_SIZE];
+
+
+/* Define thread prototypes. */
+
+void thread_0_entry(ULONG thread_input);
+void thread_1_entry(ULONG thread_input);
+void thread_2_entry(ULONG thread_input);
+void thread_3_and_4_entry(ULONG thread_input);
+void thread_5_entry(ULONG thread_input);
+void thread_6_and_7_entry(ULONG thread_input);
+
+
+/* Define main entry point. */
+
+int main()
+{
+
+ /* Enter the ThreadX kernel. */
+ tx_kernel_enter();
+}
+
+
+/* Define what the initial system looks like. */
+
+void tx_application_define(void *first_unused_memory)
+{
+
+CHAR *pointer = TX_NULL;
+
+
+ /* Create a byte memory pool from which to allocate the thread stacks. */
+ tx_byte_pool_create(&byte_pool_0, "byte pool 0", memory_pool, DEMO_BYTE_POOL_SIZE);
+
+ /* Put system definition stuff in here, e.g. thread creates and other assorted
+ create information. */
+
+ /* Allocate the stack for thread 0. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create the main thread. */
+ tx_thread_create(&thread_0, "thread 0", thread_0_entry, 0,
+ pointer, DEMO_STACK_SIZE,
+ 1, 1, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+
+ /* Allocate the stack for thread 1. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 1 and 2. These threads pass information through a ThreadX
+ message queue. It is also interesting to note that these threads have a time
+ slice. */
+ tx_thread_create(&thread_1, "thread 1", thread_1_entry, 1,
+ pointer, DEMO_STACK_SIZE,
+ 16, 16, 4, TX_AUTO_START);
+
+ /* Allocate the stack for thread 2. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_2, "thread 2", thread_2_entry, 2,
+ pointer, DEMO_STACK_SIZE,
+ 16, 16, 4, TX_AUTO_START);
+
+ /* Allocate the stack for thread 3. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 3 and 4. These threads compete for a ThreadX counting semaphore.
+ An interesting thing here is that both threads share the same instruction area. */
+ tx_thread_create(&thread_3, "thread 3", thread_3_and_4_entry, 3,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 4. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_4, "thread 4", thread_3_and_4_entry, 4,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 5. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create thread 5. This thread simply pends on an event flag which will be set
+ by thread_0. */
+ tx_thread_create(&thread_5, "thread 5", thread_5_entry, 5,
+ pointer, DEMO_STACK_SIZE,
+ 4, 4, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 6. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 6 and 7. These threads compete for a ThreadX mutex. */
+ tx_thread_create(&thread_6, "thread 6", thread_6_and_7_entry, 6,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 7. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_7, "thread 7", thread_6_and_7_entry, 7,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the message queue. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_QUEUE_SIZE*sizeof(ULONG), TX_NO_WAIT);
+
+ /* Create the message queue shared by threads 1 and 2. */
+ tx_queue_create(&queue_0, "queue 0", TX_1_ULONG, pointer, DEMO_QUEUE_SIZE*sizeof(ULONG));
+
+ /* Create the semaphore used by threads 3 and 4. */
+ tx_semaphore_create(&semaphore_0, "semaphore 0", 1);
+
+ /* Create the event flags group used by threads 1 and 5. */
+ tx_event_flags_create(&event_flags_0, "event flags 0");
+
+ /* Create the mutex used by thread 6 and 7 without priority inheritance. */
+ tx_mutex_create(&mutex_0, "mutex 0", TX_NO_INHERIT);
+
+ /* Allocate the memory for a small block pool. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_BLOCK_POOL_SIZE, TX_NO_WAIT);
+
+ /* Create a block memory pool to allocate a message buffer from. */
+ tx_block_pool_create(&block_pool_0, "block pool 0", sizeof(ULONG), pointer, DEMO_BLOCK_POOL_SIZE);
+
+ /* Allocate a block and release the block memory. */
+ tx_block_allocate(&block_pool_0, (VOID **) &pointer, TX_NO_WAIT);
+
+ /* Release the block back to the pool. */
+ tx_block_release(pointer);
+}
+
+
+
+/* Define the test threads. */
+
+void thread_0_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This thread simply sits in while-forever-sleep loop. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_0_counter++;
+
+ /* Sleep for 10 ticks. */
+ tx_thread_sleep(10);
+
+ /* Set event flag 0 to wakeup thread 5. */
+ status = tx_event_flags_set(&event_flags_0, 0x1, TX_OR);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
+
+
+void thread_1_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This thread simply sends messages to a queue shared by thread 2. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_1_counter++;
+
+ /* Send message to queue 0. */
+ status = tx_queue_send(&queue_0, &thread_1_messages_sent, TX_WAIT_FOREVER);
+
+ /* Check completion status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Increment the message sent. */
+ thread_1_messages_sent++;
+ }
+}
+
+
+void thread_2_entry(ULONG thread_input)
+{
+
+ULONG received_message;
+UINT status;
+
+ /* This thread retrieves messages placed on the queue by thread 1. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_2_counter++;
+
+ /* Retrieve a message from the queue. */
+ status = tx_queue_receive(&queue_0, &received_message, TX_WAIT_FOREVER);
+
+ /* Check completion status and make sure the message is what we
+ expected. */
+ if ((status != TX_SUCCESS) || (received_message != thread_2_messages_received))
+ break;
+
+ /* Otherwise, all is okay. Increment the received message count. */
+ thread_2_messages_received++;
+ }
+}
+
+
+void thread_3_and_4_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This function is executed from thread 3 and thread 4. As the loop
+ below shows, these function compete for ownership of semaphore_0. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ if (thread_input == 3)
+ thread_3_counter++;
+ else
+ thread_4_counter++;
+
+ /* Get the semaphore with suspension. */
+ status = tx_semaphore_get(&semaphore_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Sleep for 2 ticks to hold the semaphore. */
+ tx_thread_sleep(2);
+
+ /* Release the semaphore. */
+ status = tx_semaphore_put(&semaphore_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
+
+
+void thread_5_entry(ULONG thread_input)
+{
+
+UINT status;
+ULONG actual_flags;
+
+
+ /* This thread simply waits for an event in a forever loop. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_5_counter++;
+
+ /* Wait for event flag 0. */
+ status = tx_event_flags_get(&event_flags_0, 0x1, TX_OR_CLEAR,
+ &actual_flags, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if ((status != TX_SUCCESS) || (actual_flags != 0x1))
+ break;
+ }
+}
+
+
+void thread_6_and_7_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This function is executed from thread 6 and thread 7. As the loop
+ below shows, these function compete for ownership of mutex_0. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ if (thread_input == 6)
+ thread_6_counter++;
+ else
+ thread_7_counter++;
+
+ /* Get the mutex with suspension. */
+ status = tx_mutex_get(&mutex_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Get the mutex again with suspension. This shows
+ that an owning thread may retrieve the mutex it
+ owns multiple times. */
+ status = tx_mutex_get(&mutex_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Sleep for 2 ticks to hold the mutex. */
+ tx_thread_sleep(2);
+
+ /* Release the mutex. */
+ status = tx_mutex_put(&mutex_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Release the mutex again. This will actually
+ release ownership since it was obtained twice. */
+ status = tx_mutex_put(&mutex_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
diff --git a/ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.ewd b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.ewd
new file mode 100644
index 00000000..af953994
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.ewd
@@ -0,0 +1,2974 @@
+
+
+ 3
+
+ Debug
+
+ ARM
+
+ 1
+
+ C-SPY
+ 2
+
+ 32
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ ARMSIM_ID
+ 2
+
+ 1
+ 1
+ 1
+
+
+
+
+
+
+
+ CADI_ID
+ 2
+
+ 0
+ 1
+ 1
+
+
+
+
+
+
+
+
+ CMSISDAP_ID
+ 2
+
+ 4
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ GDBSERVER_ID
+ 2
+
+ 0
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+ IJET_ID
+ 2
+
+ 8
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ JLINK_ID
+ 2
+
+ 16
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ LMIFTDI_ID
+ 2
+
+ 2
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+ NULINK_ID
+ 2
+
+ 0
+ 1
+ 1
+
+
+
+
+
+
+ PEMICRO_ID
+ 2
+
+ 3
+ 1
+ 1
+
+
+
+
+
+
+
+ STLINK_ID
+ 2
+
+ 7
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ THIRDPARTY_ID
+ 2
+
+ 0
+ 1
+ 1
+
+
+
+
+
+
+
+ TIFET_ID
+ 2
+
+ 1
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ XDS100_ID
+ 2
+
+ 8
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ $TOOLKIT_DIR$\plugins\rtos\CMX\CmxArmPlugin.ENU.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\CMX\CmxTinyArmPlugin.ENU.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\FreeRtos\FreeRtosArmPlugin.ENU.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\HWRTOSplugin\HWRTOSplugin.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\Mbed\MbedArmPlugin.ENU.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\Mbed\MbedArmPlugin2.ENU.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\OpenRTOS\OpenRTOSPlugin.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\RemedyRtosViewer\RemedyRtosViewer.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\SafeRTOS\SafeRTOSPlugin.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\SMX\smxAwareIarArm8b.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\SMX\smxAwareIarArm8bBE.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\ThreadX\ThreadXArmPlugin.ENU.ewplugin
+ 1
+
+
+ $TOOLKIT_DIR$\plugins\rtos\TI-RTOS\tirtosplugin.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-286-KA-CSpy.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-KA-CSpy.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\uCOS-III\uCOS-III-KA-CSpy.ewplugin
+ 0
+
+
+ $EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin
+ 0
+
+
+ $EW_DIR$\common\plugins\TargetAccessServer\TargetAccessServer.ENU.ewplugin
+ 0
+
+
+ $EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin
+ 0
+
+
+
+
+ Release
+
+ ARM
+
+ 0
+
+ C-SPY
+ 2
+
+ 32
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ ARMSIM_ID
+ 2
+
+ 1
+ 1
+ 0
+
+
+
+
+
+
+
+ CADI_ID
+ 2
+
+ 0
+ 1
+ 0
+
+
+
+
+
+
+
+
+ CMSISDAP_ID
+ 2
+
+ 4
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ GDBSERVER_ID
+ 2
+
+ 0
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+ IJET_ID
+ 2
+
+ 8
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ JLINK_ID
+ 2
+
+ 16
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ LMIFTDI_ID
+ 2
+
+ 2
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+ NULINK_ID
+ 2
+
+ 0
+ 1
+ 0
+
+
+
+
+
+
+ PEMICRO_ID
+ 2
+
+ 3
+ 1
+ 0
+
+
+
+
+
+
+
+ STLINK_ID
+ 2
+
+ 7
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ THIRDPARTY_ID
+ 2
+
+ 0
+ 1
+ 0
+
+
+
+
+
+
+
+ TIFET_ID
+ 2
+
+ 1
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ XDS100_ID
+ 2
+
+ 8
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ $TOOLKIT_DIR$\plugins\rtos\CMX\CmxArmPlugin.ENU.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\CMX\CmxTinyArmPlugin.ENU.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\FreeRtos\FreeRtosArmPlugin.ENU.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\HWRTOSplugin\HWRTOSplugin.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\Mbed\MbedArmPlugin.ENU.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\Mbed\MbedArmPlugin2.ENU.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\OpenRTOS\OpenRTOSPlugin.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\RemedyRtosViewer\RemedyRtosViewer.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\SafeRTOS\SafeRTOSPlugin.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\SMX\smxAwareIarArm8b.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\SMX\smxAwareIarArm8bBE.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\ThreadX\ThreadXArmPlugin.ENU.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\TI-RTOS\tirtosplugin.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-286-KA-CSpy.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-KA-CSpy.ewplugin
+ 0
+
+
+ $TOOLKIT_DIR$\plugins\rtos\uCOS-III\uCOS-III-KA-CSpy.ewplugin
+ 0
+
+
+ $EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin
+ 0
+
+
+ $EW_DIR$\common\plugins\TargetAccessServer\TargetAccessServer.ENU.ewplugin
+ 0
+
+
+ $EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin
+ 0
+
+
+
+
diff --git a/ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.ewp b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.ewp
new file mode 100644
index 00000000..b287d3a6
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.ewp
@@ -0,0 +1,2130 @@
+
+
+ 3
+
+ Debug
+
+ ARM
+
+ 1
+
+ General
+ 3
+
+ 31
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ ICCARM
+ 2
+
+ 36
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ AARM
+ 2
+
+ 10
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ OBJCOPY
+ 0
+
+ 1
+ 1
+ 1
+
+
+
+
+
+
+
+
+ CUSTOM
+ 3
+
+
+
+ 0
+
+
+
+ BICOMP
+ 0
+
+
+
+ BUILDACTION
+ 1
+
+
+
+
+
+
+ ILINK
+ 0
+
+ 23
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ IARCHIVE
+ 0
+
+ 0
+ 1
+ 1
+
+
+
+
+
+
+ BILINK
+ 0
+
+
+
+
+ Release
+
+ ARM
+
+ 0
+
+ General
+ 3
+
+ 31
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ ICCARM
+ 2
+
+ 36
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ AARM
+ 2
+
+ 10
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ OBJCOPY
+ 0
+
+ 1
+ 1
+ 0
+
+
+
+
+
+
+
+
+ CUSTOM
+ 3
+
+
+
+ 0
+
+
+
+ BICOMP
+ 0
+
+
+
+ BUILDACTION
+ 1
+
+
+
+
+
+
+ ILINK
+ 0
+
+ 23
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ IARCHIVE
+ 0
+
+ 0
+ 1
+ 0
+
+
+
+
+
+
+ BILINK
+ 0
+
+
+
+
+ Common sources
+
+ $PROJ_DIR$\cstartup.s
+
+
+ $PROJ_DIR$\sample_threadx.c
+
+
+ $PROJ_DIR$\Debug\Exe\tx.a
+
+
+ $PROJ_DIR$\tx_initialize_low_level.s
+
+
+
diff --git a/ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.icf b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.icf
new file mode 100644
index 00000000..9c95e1d1
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/sample_threadx.icf
@@ -0,0 +1,49 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\a_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x0;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x80;
+define symbol __ICFEDIT_region_ROM_end__ = 0x1FFFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x100000;
+define symbol __ICFEDIT_region_RAM_end__ = 0x1FFFFF;
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x2000;
+define symbol __ICFEDIT_size_svcstack__ = 0x100;
+define symbol __ICFEDIT_size_irqstack__ = 0x100;
+define symbol __ICFEDIT_size_fiqstack__ = 0x100;
+define symbol __ICFEDIT_size_undstack__ = 0x100;
+define symbol __ICFEDIT_size_abtstack__ = 0x100;
+define symbol __ICFEDIT_size_heap__ = 0x8000;
+/**** End of ICF editor section. ###ICF###*/
+
+define symbol __ICFEDIT_size_freemem__ = 0x100000;
+
+
+define memory mem with size = 4G;
+define region ROM_region = mem:[from __ICFEDIT_region_ROM_start__ to __ICFEDIT_region_ROM_end__];
+define region RAM_region = mem:[from __ICFEDIT_region_RAM_start__ to __ICFEDIT_region_RAM_end__];
+define region RAM_freemem = mem:[from 0x200000 to 0x300000];
+
+define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { };
+define block SVC_STACK with alignment = 8, size = __ICFEDIT_size_svcstack__ { };
+define block IRQ_STACK with alignment = 8, size = __ICFEDIT_size_irqstack__ { };
+define block FIQ_STACK with alignment = 8, size = __ICFEDIT_size_fiqstack__ { };
+define block UND_STACK with alignment = 8, size = __ICFEDIT_size_undstack__ { };
+define block ABT_STACK with alignment = 8, size = __ICFEDIT_size_abtstack__ { };
+define block HEAP with alignment = 8, size = __ICFEDIT_size_heap__ { };
+
+
+initialize by copy { readwrite };
+initialize by copy with packing = none { section __DLIB_PERTHREAD }; // Required in a multi-threaded application
+do not initialize { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region { readonly };
+place in RAM_region { readwrite,
+ block CSTACK, block SVC_STACK, block IRQ_STACK, block FIQ_STACK,
+ block UND_STACK, block ABT_STACK, block HEAP};
+
+place in RAM_region { last section FREE_MEM};
\ No newline at end of file
diff --git a/ports_arch/ARMv7-A/threadx/ports/iar/example_build/tx.ewp b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/tx.ewp
new file mode 100644
index 00000000..ef9fb474
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/tx.ewp
@@ -0,0 +1,2763 @@
+
+
+ 3
+
+ Debug
+
+ ARM
+
+ 1
+
+ General
+ 3
+
+ 31
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ ICCARM
+ 2
+
+ 36
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ AARM
+ 2
+
+ 10
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ OBJCOPY
+ 0
+
+ 1
+ 1
+ 1
+
+
+
+
+
+
+
+
+ CUSTOM
+ 3
+
+
+
+ 0
+
+
+
+ BICOMP
+ 0
+
+
+
+ BUILDACTION
+ 1
+
+
+
+
+
+
+ ILINK
+ 0
+
+ 23
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ IARCHIVE
+ 0
+
+ 0
+ 1
+ 1
+
+
+
+
+
+
+ BILINK
+ 0
+
+
+
+
+ Release
+
+ ARM
+
+ 0
+
+ General
+ 3
+
+ 31
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ ICCARM
+ 2
+
+ 36
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ AARM
+ 2
+
+ 10
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ OBJCOPY
+ 0
+
+ 1
+ 1
+ 0
+
+
+
+
+
+
+
+
+ CUSTOM
+ 3
+
+
+
+ 0
+
+
+
+ BICOMP
+ 0
+
+
+
+ BUILDACTION
+ 1
+
+
+
+
+
+
+ ILINK
+ 0
+
+ 23
+ 1
+ 0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ IARCHIVE
+ 0
+
+ 0
+ 1
+ 0
+
+
+
+
+
+
+ BILINK
+ 0
+
+
+
+
+ inc
+
+ $PROJ_DIR$\..\..\..\..\common\inc\tx_api.h
+
+
+ $PROJ_DIR$\..\..\..\..\common\inc\tx_block_pool.h
+
+
+ $PROJ_DIR$\..\..\..\..\common\inc\tx_byte_pool.h
+
+
+ $PROJ_DIR$\..\..\..\..\common\inc\tx_event_flags.h
+
+
+ $PROJ_DIR$\..\..\..\..\common\inc\tx_initialize.h
+
+
+ $PROJ_DIR$\..\..\..\..\common\inc\tx_mutex.h
+
+
+ $PROJ_DIR$\..\inc\tx_port.h
+
+
+ $PROJ_DIR$\..\..\..\..\common\inc\tx_queue.h
+
+
+ $PROJ_DIR$\..\..\..\..\common\inc\tx_semaphore.h
+
+
+ $PROJ_DIR$\..\..\..\..\common\inc\tx_thread.h
+
+
+ $PROJ_DIR$\..\..\..\..\common\inc\tx_timer.h
+
+
+ $PROJ_DIR$\..\..\..\..\common\inc\tx_trace.h
+
+
+ $PROJ_DIR$\..\..\..\..\common\inc\tx_user.h
+
+
+
+ src
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_block_allocate.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_block_pool_cleanup.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_block_pool_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_block_pool_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_block_pool_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_block_pool_initialize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_block_pool_performance_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_block_pool_performance_system_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_block_pool_prioritize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_block_release.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_byte_allocate.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_byte_pool_cleanup.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_byte_pool_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_byte_pool_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_byte_pool_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_byte_pool_initialize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_byte_pool_performance_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_byte_pool_performance_system_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_byte_pool_prioritize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_byte_pool_search.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_byte_release.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_event_flags_cleanup.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_event_flags_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_event_flags_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_event_flags_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_event_flags_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_event_flags_initialize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_event_flags_performance_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_event_flags_performance_system_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_event_flags_set.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_event_flags_set_notify.c
+
+
+ $PROJ_DIR$\..\src\tx_iar.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_initialize_high_level.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_initialize_kernel_enter.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_initialize_kernel_setup.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_mutex_cleanup.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_mutex_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_mutex_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_mutex_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_mutex_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_mutex_initialize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_mutex_performance_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_mutex_performance_system_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_mutex_prioritize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_mutex_priority_change.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_mutex_put.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_queue_cleanup.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_queue_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_queue_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_queue_flush.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_queue_front_send.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_queue_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_queue_initialize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_queue_performance_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_queue_performance_system_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_queue_prioritize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_queue_receive.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_queue_send.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_queue_send_notify.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_semaphore_ceiling_put.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_semaphore_cleanup.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_semaphore_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_semaphore_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_semaphore_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_semaphore_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_semaphore_initialize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_semaphore_performance_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_semaphore_performance_system_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_semaphore_prioritize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_semaphore_put.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_semaphore_put_notify.c
+
+
+ $PROJ_DIR$\..\src\tx_thread_context_restore.s
+
+
+ $PROJ_DIR$\..\src\tx_thread_context_save.s
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_entry_exit_notify.c
+
+
+ $PROJ_DIR$\..\src\tx_thread_fiq_context_restore.s
+
+
+ $PROJ_DIR$\..\src\tx_thread_fiq_context_save.s
+
+
+ $PROJ_DIR$\..\src\tx_thread_fiq_nesting_end.s
+
+
+ $PROJ_DIR$\..\src\tx_thread_fiq_nesting_start.s
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_identify.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_initialize.c
+
+
+ $PROJ_DIR$\..\src\tx_thread_interrupt_control.s
+
+
+ $PROJ_DIR$\..\src\tx_thread_interrupt_disable.s
+
+
+ $PROJ_DIR$\..\src\tx_thread_interrupt_restore.s
+
+
+ $PROJ_DIR$\..\src\tx_thread_irq_nesting_end.s
+
+
+ $PROJ_DIR$\..\src\tx_thread_irq_nesting_start.s
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_performance_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_performance_system_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_preemption_change.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_priority_change.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_relinquish.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_reset.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_resume.c
+
+
+ $PROJ_DIR$\..\src\tx_thread_schedule.s
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_shell_entry.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_sleep.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_stack_analyze.c
+
+
+ $PROJ_DIR$\..\src\tx_thread_stack_build.s
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_stack_error_handler.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_stack_error_notify.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_suspend.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_system_preempt_check.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_system_resume.c
+
+
+ $PROJ_DIR$\..\src\tx_thread_system_return.s
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_system_suspend.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_terminate.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_time_slice.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_time_slice_change.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_timeout.c
+
+
+ $PROJ_DIR$\..\src\tx_thread_vectored_context_save.s
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_thread_wait_abort.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_time_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_time_set.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_timer_activate.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_timer_change.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_timer_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_timer_deactivate.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_timer_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_timer_expiration_process.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_timer_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_timer_initialize.c
+
+
+ $PROJ_DIR$\..\src\tx_timer_interrupt.s
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_timer_performance_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_timer_performance_system_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_timer_system_activate.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_timer_system_deactivate.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_timer_thread_entry.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_trace_buffer_full_notify.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_trace_disable.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_trace_enable.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_trace_event_filter.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_trace_event_unfilter.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_trace_initialize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_trace_interrupt_control.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_trace_isr_enter_insert.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_trace_isr_exit_insert.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_trace_object_register.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_trace_object_unregister.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\tx_trace_user_event_insert.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_block_allocate.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_block_pool_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_block_pool_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_block_pool_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_block_pool_prioritize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_block_release.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_byte_allocate.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_byte_pool_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_byte_pool_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_byte_pool_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_byte_pool_prioritize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_byte_release.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_event_flags_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_event_flags_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_event_flags_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_event_flags_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_event_flags_set.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_event_flags_set_notify.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_mutex_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_mutex_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_mutex_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_mutex_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_mutex_prioritize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_mutex_put.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_queue_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_queue_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_queue_flush.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_queue_front_send.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_queue_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_queue_prioritize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_queue_receive.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_queue_send.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_queue_send_notify.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_semaphore_ceiling_put.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_semaphore_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_semaphore_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_semaphore_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_semaphore_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_semaphore_prioritize.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_semaphore_put.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_semaphore_put_notify.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_thread_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_thread_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_thread_entry_exit_notify.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_thread_info_get.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_thread_preemption_change.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_thread_priority_change.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_thread_relinquish.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_thread_reset.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_thread_resume.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_thread_suspend.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_thread_terminate.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_thread_time_slice_change.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_thread_wait_abort.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_timer_activate.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_timer_change.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_timer_create.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_timer_deactivate.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_timer_delete.c
+
+
+ $PROJ_DIR$\..\..\..\..\common\src\txe_timer_info_get.c
+
+
+
diff --git a/ports_arch/ARMv7-A/threadx/ports/iar/example_build/tx_initialize_low_level.s b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/tx_initialize_low_level.s
new file mode 100644
index 00000000..6fd73564
--- /dev/null
+++ b/ports_arch/ARMv7-A/threadx/ports/iar/example_build/tx_initialize_low_level.s
@@ -0,0 +1,287 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Initialize */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+
+SVC_MODE DEFINE 0xD3 // Disable irq,fiq SVC mode
+IRQ_MODE DEFINE 0xD2 // Disable irq,fiq IRQ mode
+FIQ_MODE DEFINE 0xD1 // Disable irq,fiq FIQ mode
+SYS_MODE DEFINE 0xDF // Disable irq,fiq SYS mode
+
+
+
+ EXTERN _tx_thread_system_stack_ptr
+ EXTERN _tx_initialize_unused_memory
+ EXTERN _tx_thread_context_save
+ EXTERN _tx_thread_context_restore
+#ifdef TX_ENABLE_FIQ_SUPPORT
+ EXTERN _tx_thread_fiq_context_save
+ EXTERN _tx_thread_fiq_context_restore
+#endif
+#ifdef TX_ENABLE_IRQ_NESTING
+ EXTERN _tx_thread_irq_nesting_start
+ EXTERN _tx_thread_irq_nesting_end
+#endif
+#ifdef TX_ENABLE_FIQ_NESTING
+ EXTERN _tx_thread_fiq_nesting_start
+ EXTERN _tx_thread_fiq_nesting_end
+#endif
+ EXTERN _tx_timer_interrupt
+ EXTERN ?cstartup
+ EXTERN _tx_build_options
+ EXTERN _tx_version_id
+
+/* Define the FREE_MEM segment that will specify where free memory is
+ defined. This must also be located in at the end of other RAM segments
+ in the linker control file. The value of this segment is what is passed
+ to tx_application_define. */
+
+ RSEG FREE_MEM:DATA
+ PUBLIC __tx_free_memory_start
+__tx_free_memory_start
+ DS32 4
+
+
+
+
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_initialize_low_level ARMv7-A */
+/* 6.1.11 */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is responsible for any low-level processor */
+/* initialization, including setting up interrupt vectors, setting */
+/* up a periodic timer interrupt source, saving the system stack */
+/* pointer for use in ISR processing later, and finding the first */
+/* available RAM memory address for tx_application_define. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_initialize_kernel_enter ThreadX entry function */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 04-25-2022 Zhen Kong Updated comments, */
+/* resulting in version 6.1.11 */
+/* */
+/* */
+/**************************************************************************/
+//VOID _tx_initialize_low_level(VOID)
+//{
+ RSEG .text:CODE:NOROOT(2)
+ CODE32
+ PUBLIC _tx_initialize_low_level
+_tx_initialize_low_level
+
+ /****** NOTE ****** The IAR 4.11a and above releases call main in SYS mode. */
+
+ /* Remember the stack pointer, link register, and switch to SVC mode. */
+
+ MOV r0, sp // Remember the SP
+ MOV r1, lr // Remember the LR
+ MOV r3, #SVC_MODE // Build SVC mode CPSR
+ MSR CPSR_cxsf, r3 // Switch to SVC mode
+ MOV sp, r0 // Inherit the stack pointer setup by cstartup
+ MOV lr, r1 // Inherit the link register
+
+ /* Pickup the start of free memory. */
+
+ LDR r0, =__tx_free_memory_start // Get end of non-initialized RAM area
+
+ LDR r2, =_tx_initialize_unused_memory // Pickup unused memory ptr address
+ STR r0, [r2, #0] // Save first free memory address
+
+ /* Setup Timer for periodic interrupts. */
+
+ /* Done, return to caller. */
+
+#ifdef TX_THUMB
+ BX lr // Return to caller
+#else
+ MOV pc, lr // Return to caller
+#endif
+
+/* Define shells for each of the interrupt vectors. */
+
+ RSEG .text:CODE:NOROOT(2)
+ PUBLIC __tx_undefined
+__tx_undefined
+ B __tx_undefined // Undefined handler
+
+ RSEG .text:CODE:NOROOT(2)
+ PUBLIC __tx_swi_interrupt
+__tx_swi_interrupt
+ B __tx_swi_interrupt // Software interrupt handler
+
+ RSEG .text:CODE:NOROOT(2)
+ PUBLIC __tx_prefetch_handler
+__tx_prefetch_handler
+ B __tx_prefetch_handler // Prefetch exception handler
+
+ RSEG .text:CODE:NOROOT(2)
+ PUBLIC __tx_abort_handler
+__tx_abort_handler
+ B __tx_abort_handler // Abort exception handler
+
+ RSEG .text:CODE:NOROOT(2)
+ PUBLIC __tx_reserved_handler
+__tx_reserved_handler
+ B __tx_reserved_handler // Reserved exception handler
+
+ RSEG .text:CODE:NOROOT(2)
+ PUBLIC __tx_irq_handler
+ RSEG .text:CODE:NOROOT(2)
+ PUBLIC __tx_irq_processing_return
+__tx_irq_handler
+
+ /* Jump to context save to save system context. */
+ B _tx_thread_context_save
+__tx_irq_processing_return
+
+ /* At this point execution is still in the IRQ mode. The CPSR, point of
+ interrupt, and all C scratch registers are available for use. In
+ addition, IRQ interrupts may be re-enabled - with certain restrictions -
+ if nested IRQ interrupts are desired. Interrupts may be re-enabled over
+ small code sequences where lr is saved before enabling interrupts and
+ restored after interrupts are again disabled. */
+
+ /* Interrupt nesting is allowed after calling _tx_thread_irq_nesting_start
+ from IRQ mode with interrupts disabled. This routine switches to the
+ system mode and returns with IRQ interrupts enabled.
+
+ NOTE: It is very important to ensure all IRQ interrupts are cleared
+ prior to enabling nested IRQ interrupts. */
+#ifdef TX_ENABLE_IRQ_NESTING
+ BL _tx_thread_irq_nesting_start
+#endif
+
+ /* For debug purpose, execute the timer interrupt processing here. In
+ a real system, some kind of status indication would have to be checked
+ before the timer interrupt handler could be called. */
+
+ BL _tx_timer_interrupt // Timer interrupt handler
+
+ /* Application IRQ handlers can be called here! */
+
+ /* If interrupt nesting was started earlier, the end of interrupt nesting
+ service must be called before returning to _tx_thread_context_restore.
+ This routine returns in processing in IRQ mode with interrupts disabled. */
+#ifdef TX_ENABLE_IRQ_NESTING
+ BL _tx_thread_irq_nesting_end
+#endif
+
+ /* Jump to context restore to restore system context. */
+ B _tx_thread_context_restore
+
+
+
+ /* At this point execution is still in the IRQ mode. The CPSR, point of
+ interrupt, and all C scratch registers are available for use. In
+ addition, IRQ interrupts may be re-enabled - with certain restrictions -
+ if nested IRQ interrupts are desired. Interrupts may be re-enabled over
+ small code sequences where lr is saved before enabling interrupts and
+ restored after interrupts are again disabled. */
+
+ /* Interrupt nesting is allowed after calling _tx_thread_irq_nesting_start
+ from IRQ mode with interrupts disabled. This routine switches to the
+ system mode and returns with IRQ interrupts enabled.
+
+ NOTE: It is very important to ensure all IRQ interrupts are cleared
+ prior to enabling nested IRQ interrupts. */
+
+
+ /* Application IRQ handler is called here! */
+
+ /* If interrupt nesting was started earlier, the end of interrupt nesting
+ service must be called before returning to _tx_thread_context_restore.
+ This routine returns in processing in IRQ mode with interrupts disabled. */
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+ RSEG .text:CODE:NOROOT(2)
+ PUBLIC __tx_fiq_handler
+ RSEG .text:CODE:NOROOT(2)
+ PUBLIC __tx_fiq_processing_return
+__tx_fiq_handler
+
+ /* Jump to fiq context save to save system context. */
+ B _tx_thread_fiq_context_save
+__tx_fiq_processing_return
+
+ /* At this point execution is still in the FIQ mode. The CPSR, point of
+ interrupt, and all C scratch registers are available for use. */
+
+ /* Interrupt nesting is allowed after calling _tx_thread_fiq_nesting_start
+ from FIQ mode with interrupts disabled. This routine switches to the
+ system mode and returns with FIQ interrupts enabled.
+
+ NOTE: It is very important to ensure all FIQ interrupts are cleared
+ prior to enabling nested FIQ interrupts. */
+#ifdef TX_ENABLE_FIQ_NESTING
+ BL _tx_thread_fiq_nesting_start
+#endif
+
+ /* Application FIQ handlers can be called here! */
+
+ /* If interrupt nesting was started earlier, the end of interrupt nesting
+ service must be called before returning to _tx_thread_fiq_context_restore. */
+#ifdef TX_ENABLE_FIQ_NESTING
+ BL _tx_thread_fiq_nesting_end
+#endif
+
+ /* Jump to fiq context restore to restore system context. */
+ B _tx_thread_fiq_context_restore
+
+
+#else
+ RSEG .text:CODE:NOROOT(2)
+ PUBLIC __tx_fiq_handler
+__tx_fiq_handler
+ B __tx_fiq_handler // FIQ interrupt handler
+#endif
+
+
+BUILD_OPTIONS
+ DC32 _tx_build_options // Reference to ensure it comes in
+VERSION_ID
+ DC32 _tx_version_id // Reference to ensure it comes in
+ END
+
diff --git a/ports_arch/ARMv7-A/update.ps1 b/ports_arch/ARMv7-A/update.ps1
new file mode 100644
index 00000000..c444f1d6
--- /dev/null
+++ b/ports_arch/ARMv7-A/update.ps1
@@ -0,0 +1,183 @@
+<#
+.SYNOPSIS
+ Update the ARMv7-A ports from the generic ARMv7-A port.
+
+.DESCRIPTION
+ Generate ports, examples and tests from common files.
+
+.EXAMPLE
+ To update the ThreadX ports for the source tree run:
+ pwsh -Command .\update.ps1 -PortSets tx -CopyCommonFiles -CopyPortFiles -CopyExample -PatchFiles
+
+ To update the ThreadX ports for the test tree run:
+ pwsh -Command .\update.ps1 -PortSets tx -CopyCommonFiles -CopyPortFiles -CopyExample -CopyValidationTest -CopyRegressionTest -PatchFiles
+
+.LINK
+ https://azure.com/rtos
+
+.NOTES
+ Author: Andres Mlinar
+ Date: 2021
+#>
+
+[CmdletBinding(PositionalBinding=$false)] Param(
+
+ [string]
+ #The script root directory, if not specified it defaults to this script's directory
+ $ScriptDir = $PSScriptRoot,
+
+ [Parameter(Mandatory)]
+ [ValidateSet(
+ "tx", "tx_smp",
+ "txm", "txm_smp"
+ )]
+ [string[]]
+ #Specify the flavor or flavors of ThreadX to generate. Options are: tx, tx_smp, txm, txm_smp
+ $PortSets,
+
+ [switch]
+ #Copy common files
+ $CopyCommonFiles = $false,
+
+ [switch]
+ #Copy port files
+ $CopyPortFiles = $false,
+
+ [switch]
+ #Copy the example
+ $CopyExample = $false,
+
+ [switch]
+ #Copy the validation tests
+ $CopyValidationTest = $false,
+
+ [switch]
+ #Copy the regression tests
+ $CopyRegressionTest = $false,
+
+ [switch]
+ #Copy port files
+ $PatchFiles = $false,
+
+ [string]
+ #The output log directory
+ $LogDir = $( Join-Path $PSScriptRoot 'log' )
+
+)
+
+Write-Host "Update the ARMv7-A ports"
+
+Write-Verbose ("Script directory: $ScriptDir")
+Write-Verbose ("Port sets: $PortSets")
+Write-Verbose ("Copy common files: $CopyCommonFiles")
+Write-Verbose ("Copy port files: $CopyPortFiles")
+Write-Verbose ("Copy example: $CopyExample")
+Write-Verbose ("Copy validation test: $CopyValidationTest")
+Write-Verbose ("Copy regression test: $CopyRegressionTest")
+Write-Verbose ("Patch files: $PatchFiles")
+Write-Verbose ("LogDir: $LogDir")
+
+$cores = @("cortex_a5", "cortex_a7", "cortex_a8", "cortex_a9", "cortex_a12", "cortex_a15", "cortex_a17")
+$compilers = @("ac6", "gnu")
+#$compilers = @("ac5", "ac6", "gnu", "iar")
+$patches = (
+ ('example_build\sample_threadx\.cproject', (
+ ('value=`"cortex-a7`"', 'value=`"cortex-$($core_short_lower)`"'),
+ ('Cortex-A7.NoFPU', 'Cortex-$($core_short_upper).NoFPU')
+ )),
+ ('example_build\tx\.cproject', (
+ ('value=`"cortex-a7`"', 'value=`"cortex-$($core_short_lower)`"'),
+ ('Cortex-A7.NoFPU', 'Cortex-$($core_short_upper).NoFPU')
+ )),
+ ('example_build\sample_threadx\sample_threadx.launch', (
+ ('Debug Cortex-A7', 'Debug Cortex-$($core_short_upper)'),
+ ('VE_Cortex_A7x1', 'VE_Cortex_$($core_short_upper)x1'),
+ ('ve_cortex_a7x1', 've_cortex_$($core_short_lower)x1'),
+ ('FVP_VE_Cortex-A7x1', 'FVP_VE_Cortex-$($core_short_upper)x1')
+ ))
+)
+
+# Create the log directory if it doesn't already exists
+If (-Not (Test-Path -Path $LogDir -PathType Container)) {
+ $LogDirObject = New-Item -Path $LogDir -ItemType Directory
+}
+
+Function Copy-FilesVerbose {
+ [CmdletBinding()] Param (
+ [string] $source,
+ [string] $destination_directory
+ )
+ Write-Verbose ("Copying common files...")
+ Write-Verbose ("Copy: " + $source + " -> " + $destination_directory)
+ Copy-Item -Path $source -Destination $destination_directory -Recurse -Force
+ Write-Verbose("Done.")
+}
+
+ForEach ($PortSet in $PortSets) {
+ ForEach ($core in $cores) {
+ Switch ($PortSet) {
+ "tx" { $core_directory = "..\..\ports\" + $core }
+ "tx_smp" { $core_directory = "..\..\ports_smp\" + $core + "_smp" }
+ "txm" { $core_directory = "..\..\ports_module\" + $core }
+ "txm_smp" { $core_directory = "..\..\ports_module_smp\" + $core + "_smp" }
+ Default {}
+ }
+ ForEach ($compiler in $compilers) {
+ $compiler_directory = $core_directory + "\" + $compiler
+ Write-Verbose ("Compiler directory: $compiler_directory")
+ $compiler_directory_object = New-Item -Path $compiler_directory -ItemType "directory" -Force
+
+ $destination_directory = $compiler_directory
+
+ If ($CopyCommonFiles) {
+ Copy-FilesVerbose -source "threadx\common\*" -destination_directory $destination_directory
+ }
+
+ If ($CopyPortFiles) {
+ Copy-FilesVerbose -source "threadx\ports\$compiler\*" -destination_directory $destination_directory
+ }
+
+ If ($PortSet -eq 'tx_smp') {
+ If ($CopyCommonFiles) {
+ Copy-FilesVerbose -source "threadx_smp\common\*" -destination_directory $destination_directory
+ }
+ If ($CopyPortFiles) {
+ Copy-FilesVerbose -source "threadx_smp\ports\$compiler\*" -destination_directory $destination_directory
+ }
+ }
+
+ If ($PortSet -eq 'txm') {
+ }
+
+ If ($PortSet -eq 'txm_smp') {
+ }
+
+ If ($PatchFiles) {
+ ForEach ($patch in $patches) {
+ $core_short = $core -Replace "cortex_",""
+ $core_short_upper = $core_short.ToUpper()
+ $core_short_lower = $core_short.ToLower()
+ ForEach ($patch in $patches) {
+ $path = $destination_directory + "\" + $patch[0]
+ Write-Verbose("Patching file: $path")
+ If (Test-Path -Path $path -PathType leaf) {
+ $content = Get-Content -Path $path
+ ForEach ($replacement in $patch[1]) {
+ $original = $replacement[0]
+ $substitute = $replacement[1]
+ $original = $ExecutionContext.InvokeCommand.ExpandString($original)
+ $substitute = $ExecutionContext.InvokeCommand.ExpandString($substitute)
+ Write-Verbose("`tpatch: `"$original`" -> `"$substitute`"")
+ $content = $content -creplace $original,$substitute
+ }
+ Set-Content -Path $path -Value $content -Encoding ascii
+ Write-Verbose("Patched.")
+ } Else {
+ Write-Verbose("File not found.")
+ }
+ }
+ }
+ }
+ }
+ }
+}
diff --git a/ports_arch/ARMv8-A/README.md b/ports_arch/ARMv8-A/README.md
new file mode 100644
index 00000000..8dfd09fb
--- /dev/null
+++ b/ports_arch/ARMv8-A/README.md
@@ -0,0 +1,4 @@
+# ARMv8-A architecture ports
+
+The ThreadX, ThreadX SMP, ThreadX Modules and ThreadX SMP Modules ports for ARMv8 share many files in common. To make work more efficient these files are internally tracked only once and copied over to specific ports for users.
+
diff --git a/ports_arch/ARMv8-A/threadx/common/example_build/sample_threadx/sample_threadx.c b/ports_arch/ARMv8-A/threadx/common/example_build/sample_threadx/sample_threadx.c
new file mode 100644
index 00000000..17cceb01
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/common/example_build/sample_threadx/sample_threadx.c
@@ -0,0 +1,393 @@
+/* This is a small demo of the high-performance ThreadX kernel. It includes examples of eight
+ threads of different priorities, using a message queue, semaphore, mutex, event flags group,
+ byte pool, and block pool. */
+
+#include "tx_api.h"
+
+
+extern void init_timer(void); /* in timer_interrupts.c */
+
+
+#define DEMO_STACK_SIZE 1024
+#define DEMO_BYTE_POOL_SIZE 9120
+#define DEMO_BLOCK_POOL_SIZE 100
+#define DEMO_QUEUE_SIZE 100
+
+
+/* Define byte pool memory. */
+
+UCHAR byte_pool_memory[DEMO_BYTE_POOL_SIZE];
+
+
+
+
+/* Define the ThreadX object control blocks... */
+
+TX_THREAD thread_0;
+TX_THREAD thread_1;
+TX_THREAD thread_2;
+TX_THREAD thread_3;
+TX_THREAD thread_4;
+TX_THREAD thread_5;
+TX_THREAD thread_6;
+TX_THREAD thread_7;
+TX_TIMER timer_0;
+TX_QUEUE queue_0;
+TX_SEMAPHORE semaphore_0;
+TX_MUTEX mutex_0;
+TX_EVENT_FLAGS_GROUP event_flags_0;
+TX_BYTE_POOL byte_pool_0;
+TX_BLOCK_POOL block_pool_0;
+
+
+/* Define the counters used in the demo application... */
+
+ULONG thread_0_counter;
+ULONG thread_1_counter;
+ULONG thread_1_messages_sent;
+ULONG thread_2_counter;
+ULONG thread_2_messages_received;
+ULONG thread_3_counter;
+ULONG thread_4_counter;
+ULONG thread_5_counter;
+ULONG thread_6_counter;
+ULONG thread_7_counter;
+
+
+/* Define thread prototypes. */
+
+void thread_0_entry(ULONG thread_input);
+void thread_1_entry(ULONG thread_input);
+void thread_2_entry(ULONG thread_input);
+void thread_3_and_4_entry(ULONG thread_input);
+void thread_5_entry(ULONG thread_input);
+void thread_6_and_7_entry(ULONG thread_input);
+
+
+#ifdef TX_ENABLE_EVENT_TRACE
+
+UCHAR event_buffer[65536];
+
+#endif
+
+
+/* Define main entry point. */
+
+int main(void)
+{
+
+ /* Initialize timer. */
+ init_timer();
+
+ /* Enter ThreadX. */
+ tx_kernel_enter();
+
+ return 0;
+}
+
+
+/* Define what the initial system looks like. */
+
+void tx_application_define(void *first_unused_memory)
+{
+
+CHAR *pointer = TX_NULL;
+
+
+#ifdef TX_ENABLE_EVENT_TRACE
+
+ tx_trace_enable(event_buffer, sizeof(event_buffer), 32);
+#endif
+
+ /* Create a byte memory pool from which to allocate the thread stacks. */
+ tx_byte_pool_create(&byte_pool_0, "byte pool 0", byte_pool_memory, DEMO_BYTE_POOL_SIZE);
+
+ /* Allocate the stack for thread 0. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create the main thread. */
+ tx_thread_create(&thread_0, "thread 0", thread_0_entry, 0,
+ pointer, DEMO_STACK_SIZE,
+ 1, 1, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 1. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 1 and 2. These threads pass information through a ThreadX
+ message queue. It is also interesting to note that these threads have a time
+ slice. */
+ tx_thread_create(&thread_1, "thread 1", thread_1_entry, 1,
+ pointer, DEMO_STACK_SIZE,
+ 16, 16, 4, TX_AUTO_START);
+
+ /* Allocate the stack for thread 2. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_2, "thread 2", thread_2_entry, 2,
+ pointer, DEMO_STACK_SIZE,
+ 16, 16, 4, TX_AUTO_START);
+
+ /* Allocate the stack for thread 3. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 3 and 4. These threads compete for a ThreadX counting semaphore.
+ An interesting thing here is that both threads share the same instruction area. */
+ tx_thread_create(&thread_3, "thread 3", thread_3_and_4_entry, 3,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 4. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_4, "thread 4", thread_3_and_4_entry, 4,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 5. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create thread 5. This thread simply pends on an event flag which will be set
+ by thread_0. */
+ tx_thread_create(&thread_5, "thread 5", thread_5_entry, 5,
+ pointer, DEMO_STACK_SIZE,
+ 4, 4, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 6. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 6 and 7. These threads compete for a ThreadX mutex. */
+ tx_thread_create(&thread_6, "thread 6", thread_6_and_7_entry, 6,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 7. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_7, "thread 7", thread_6_and_7_entry, 7,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the message queue. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_QUEUE_SIZE*sizeof(ULONG), TX_NO_WAIT);
+
+ /* Create the message queue shared by threads 1 and 2. */
+ tx_queue_create(&queue_0, "queue 0", TX_1_ULONG, pointer, DEMO_QUEUE_SIZE*sizeof(ULONG));
+
+ /* Create the semaphore used by threads 3 and 4. */
+ tx_semaphore_create(&semaphore_0, "semaphore 0", 1);
+
+ /* Create the event flags group used by threads 1 and 5. */
+ tx_event_flags_create(&event_flags_0, "event flags 0");
+
+ /* Create the mutex used by thread 6 and 7 without priority inheritance. */
+ tx_mutex_create(&mutex_0, "mutex 0", TX_NO_INHERIT);
+
+ /* Allocate the memory for a small block pool. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_BLOCK_POOL_SIZE, TX_NO_WAIT);
+
+ /* Create a block memory pool to allocate a message buffer from. */
+ tx_block_pool_create(&block_pool_0, "block pool 0", sizeof(ULONG), pointer, DEMO_BLOCK_POOL_SIZE);
+
+ /* Allocate a block and release the block memory. */
+ tx_block_allocate(&block_pool_0, (VOID **) &pointer, TX_NO_WAIT);
+
+ /* Release the block back to the pool. */
+ tx_block_release(pointer);
+}
+
+
+/* Define the test threads. */
+
+void thread_0_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This thread simply sits in while-forever-sleep loop. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_0_counter++;
+
+ /* Sleep for 10 ticks. */
+ tx_thread_sleep(10);
+
+ /* Set event flag 0 to wakeup thread 5. */
+ status = tx_event_flags_set(&event_flags_0, 0x1, TX_OR);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
+
+
+void thread_1_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This thread simply sends messages to a queue shared by thread 2. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_1_counter++;
+
+ /* Send message to queue 0. */
+ status = tx_queue_send(&queue_0, &thread_1_messages_sent, TX_WAIT_FOREVER);
+
+ /* Check completion status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Increment the message sent. */
+ thread_1_messages_sent++;
+ }
+}
+
+
+void thread_2_entry(ULONG thread_input)
+{
+
+ULONG received_message;
+UINT status;
+
+ /* This thread retrieves messages placed on the queue by thread 1. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_2_counter++;
+
+ /* Retrieve a message from the queue. */
+ status = tx_queue_receive(&queue_0, &received_message, TX_WAIT_FOREVER);
+
+ /* Check completion status and make sure the message is what we
+ expected. */
+ if ((status != TX_SUCCESS) || (received_message != thread_2_messages_received))
+ break;
+
+ /* Otherwise, all is okay. Increment the received message count. */
+ thread_2_messages_received++;
+ }
+}
+
+
+void thread_3_and_4_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This function is executed from thread 3 and thread 4. As the loop
+ below shows, these function compete for ownership of semaphore_0. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ if (thread_input == 3)
+ thread_3_counter++;
+ else
+ thread_4_counter++;
+
+ /* Get the semaphore with suspension. */
+ status = tx_semaphore_get(&semaphore_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Sleep for 2 ticks to hold the semaphore. */
+ tx_thread_sleep(2);
+
+ /* Release the semaphore. */
+ status = tx_semaphore_put(&semaphore_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
+
+
+void thread_5_entry(ULONG thread_input)
+{
+
+UINT status;
+ULONG actual_flags;
+
+
+ /* This thread simply waits for an event in a forever loop. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_5_counter++;
+
+ /* Wait for event flag 0. */
+ status = tx_event_flags_get(&event_flags_0, 0x1, TX_OR_CLEAR,
+ &actual_flags, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if ((status != TX_SUCCESS) || (actual_flags != 0x1))
+ break;
+ }
+}
+
+
+void thread_6_and_7_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This function is executed from thread 6 and thread 7. As the loop
+ below shows, these function compete for ownership of mutex_0. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ if (thread_input == 6)
+ thread_6_counter++;
+ else
+ thread_7_counter++;
+
+ /* Get the mutex with suspension. */
+ status = tx_mutex_get(&mutex_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Get the mutex again with suspension. This shows
+ that an owning thread may retrieve the mutex it
+ owns multiple times. */
+ status = tx_mutex_get(&mutex_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Sleep for 2 ticks to hold the mutex. */
+ tx_thread_sleep(2);
+
+ /* Release the mutex. */
+ status = tx_mutex_put(&mutex_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Release the mutex again. This will actually
+ release ownership since it was obtained twice. */
+ status = tx_mutex_put(&mutex_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
diff --git a/ports_arch/ARMv8-A/threadx/common/inc/tx_port.h b/ports_arch/ARMv8-A/threadx/common/inc/tx_port.h
new file mode 100644
index 00000000..4d844cb6
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/common/inc/tx_port.h
@@ -0,0 +1,379 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Port Specific */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+
+
+/**************************************************************************/
+/* */
+/* PORT SPECIFIC C INFORMATION RELEASE */
+/* */
+/* tx_port.h ARMv8-A */
+/* 6.1.10 */
+/* */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This file contains data type definitions that make the ThreadX */
+/* real-time kernel function identically on a variety of different */
+/* processor architectures. For example, the size or number of bits */
+/* in an "int" data type vary between microprocessor architectures and */
+/* even C compilers for the same microprocessor. ThreadX does not */
+/* directly use native C data types. Instead, ThreadX creates its */
+/* own special types that can be mapped to actual data types by this */
+/* file to guarantee consistency in the interface and functionality. */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Bhupendra Naphade Modified comment(s),updated */
+/* macro definition, */
+/* resulting in version 6.1.10 */
+/* */
+/**************************************************************************/
+
+#ifndef TX_PORT_H
+#define TX_PORT_H
+
+
+/* Determine if the optional ThreadX user define file should be used. */
+
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+
+
+/* Yes, include the user defines in tx_user.h. The defines in this file may
+ alternately be defined on the command line. */
+
+#include "tx_user.h"
+#endif
+
+
+/* Define compiler library include files. */
+
+#include
+#include
+
+
+/* Define ThreadX basic types for this port. */
+
+#define VOID void
+typedef char CHAR;
+typedef unsigned char UCHAR;
+typedef int INT;
+typedef unsigned int UINT;
+typedef int LONG;
+typedef unsigned int ULONG;
+typedef unsigned long long ULONG64;
+typedef short SHORT;
+typedef unsigned short USHORT;
+#define ULONG64_DEFINED
+
+/* Override the alignment type to use 64-bit alignment and storage for pointers. */
+
+#define ALIGN_TYPE_DEFINED
+typedef unsigned long long ALIGN_TYPE;
+
+
+/* Override the free block marker for byte pools to be a 64-bit constant. */
+
+#define TX_BYTE_BLOCK_FREE ((ALIGN_TYPE) 0xFFFFEEEEFFFFEEEE)
+
+
+/* Define the priority levels for ThreadX. Legal values range
+ from 32 to 1024 and MUST be evenly divisible by 32. */
+
+#ifndef TX_MAX_PRIORITIES
+#define TX_MAX_PRIORITIES 32
+#endif
+
+
+/* Define the minimum stack for a ThreadX thread on this processor. If the size supplied during
+ thread creation is less than this value, the thread create call will return an error. */
+
+#ifndef TX_MINIMUM_STACK
+#define TX_MINIMUM_STACK 200 /* Minimum stack size for this port */
+#endif
+
+
+/* Define the system timer thread's default stack size and priority. These are only applicable
+ if TX_TIMER_PROCESS_IN_ISR is not defined. */
+
+#ifndef TX_TIMER_THREAD_STACK_SIZE
+#define TX_TIMER_THREAD_STACK_SIZE 4096 /* Default timer thread stack size */
+#endif
+
+#ifndef TX_TIMER_THREAD_PRIORITY
+#define TX_TIMER_THREAD_PRIORITY 0 /* Default timer thread priority */
+#endif
+
+
+/* Define various constants for the ThreadX ARM port. */
+
+#define TX_INT_DISABLE 0xC0 /* Disable IRQ & FIQ interrupts */
+#define TX_INT_ENABLE 0x00 /* Enable IRQ & FIQ interrupts */
+
+
+/* Define the clock source for trace event entry time stamp. The following two item are port specific.
+ For example, if the time source is at the address 0x0a800024 and is 16-bits in size, the clock
+ source constants would be:
+
+#define TX_TRACE_TIME_SOURCE *((ULONG *) 0x0a800024)
+#define TX_TRACE_TIME_MASK 0x0000FFFFUL
+
+*/
+
+#ifndef TX_MISRA_ENABLE
+#ifndef TX_TRACE_TIME_SOURCE
+#define TX_TRACE_TIME_SOURCE _tx_thread_smp_time_get()
+#endif
+#else
+#ifndef TX_TRACE_TIME_SOURCE
+ULONG _tx_misra_time_stamp_get(VOID);
+#define TX_TRACE_TIME_SOURCE _tx_misra_time_stamp_get()
+#endif
+#endif
+#ifndef TX_TRACE_TIME_MASK
+#define TX_TRACE_TIME_MASK 0xFFFFFFFFUL
+#endif
+
+
+/* Define the port specific options for the _tx_build_options variable. This variable indicates
+ how the ThreadX library was built. */
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+#define TX_FIQ_ENABLED 1
+#else
+#define TX_FIQ_ENABLED 0
+#endif
+
+#ifdef TX_ENABLE_IRQ_NESTING
+#define TX_IRQ_NESTING_ENABLED 2
+#else
+#define TX_IRQ_NESTING_ENABLED 0
+#endif
+
+#ifdef TX_ENABLE_FIQ_NESTING
+#define TX_FIQ_NESTING_ENABLED 4
+#else
+#define TX_FIQ_NESTING_ENABLED 0
+#endif
+
+#define TX_PORT_SPECIFIC_BUILD_OPTIONS (TX_FIQ_ENABLED | TX_IRQ_NESTING_ENABLED | TX_FIQ_NESTING_ENABLED)
+
+
+/* Define the in-line initialization constant so that modules with in-line
+ initialization capabilities can prevent their initialization from being
+ a function call. */
+
+#ifdef TX_MISRA_ENABLE
+#define TX_DISABLE_INLINE
+#else
+#define TX_INLINE_INITIALIZATION
+#endif
+
+
+/* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is
+ disabled. When the following is defined, ThreadX thread stack checking is enabled. If stack
+ checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING
+ define is negated, thereby forcing the stack fill which is necessary for the stack checking
+ logic. */
+
+#ifndef TX_MISRA_ENABLE
+#ifdef TX_ENABLE_STACK_CHECKING
+#undef TX_DISABLE_STACK_FILLING
+#endif
+#endif
+
+
+/* Define the TX_THREAD control block extensions for this port. The main reason
+ for the multiple macros is so that backward compatibility can be maintained with
+ existing ThreadX kernel awareness modules. */
+
+#define TX_THREAD_EXTENSION_0
+#define TX_THREAD_EXTENSION_1
+#define TX_THREAD_EXTENSION_2 ULONG tx_thread_fp_enable;
+#define TX_THREAD_EXTENSION_3
+
+
+/* Define the port extensions of the remaining ThreadX objects. */
+
+#define TX_BLOCK_POOL_EXTENSION
+#define TX_BYTE_POOL_EXTENSION
+#define TX_EVENT_FLAGS_GROUP_EXTENSION
+#define TX_MUTEX_EXTENSION
+#define TX_QUEUE_EXTENSION
+#define TX_SEMAPHORE_EXTENSION
+#define TX_TIMER_EXTENSION
+
+
+/* Define the user extension field of the thread control block. Nothing
+ additional is needed for this port so it is defined as white space. */
+
+#ifndef TX_THREAD_USER_EXTENSION
+#define TX_THREAD_USER_EXTENSION
+#endif
+
+
+/* Define the macros for processing extensions in tx_thread_create, tx_thread_delete,
+ tx_thread_shell_entry, and tx_thread_terminate. */
+
+
+#define TX_THREAD_CREATE_EXTENSION(thread_ptr)
+#define TX_THREAD_DELETE_EXTENSION(thread_ptr)
+#define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
+#define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
+
+
+/* Define the ThreadX object creation extensions for the remaining objects. */
+
+#define TX_BLOCK_POOL_CREATE_EXTENSION(pool_ptr)
+#define TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)
+#define TX_EVENT_FLAGS_GROUP_CREATE_EXTENSION(group_ptr)
+#define TX_MUTEX_CREATE_EXTENSION(mutex_ptr)
+#define TX_QUEUE_CREATE_EXTENSION(queue_ptr)
+#define TX_SEMAPHORE_CREATE_EXTENSION(semaphore_ptr)
+#define TX_TIMER_CREATE_EXTENSION(timer_ptr)
+
+
+/* Define the ThreadX object deletion extensions for the remaining objects. */
+
+#define TX_BLOCK_POOL_DELETE_EXTENSION(pool_ptr)
+#define TX_BYTE_POOL_DELETE_EXTENSION(pool_ptr)
+#define TX_EVENT_FLAGS_GROUP_DELETE_EXTENSION(group_ptr)
+#define TX_MUTEX_DELETE_EXTENSION(mutex_ptr)
+#define TX_QUEUE_DELETE_EXTENSION(queue_ptr)
+#define TX_SEMAPHORE_DELETE_EXTENSION(semaphore_ptr)
+#define TX_TIMER_DELETE_EXTENSION(timer_ptr)
+
+
+/* Determine if the ARM architecture has the CLZ instruction. This is available on
+ architectures v5 and above. If available, redefine the macro for calculating the
+ lowest bit set. */
+
+#ifndef TX_DISABLE_INLINE
+
+#define TX_LOWEST_SET_BIT_CALCULATE(m, b) b = (UINT) __builtin_ctz((unsigned int) m);
+
+#endif
+
+
+/* Define the internal timer extension to also hold the thread pointer such that _tx_thread_timeout
+ can figure out what thread timeout to process. */
+
+#define TX_TIMER_INTERNAL_EXTENSION VOID *tx_timer_internal_thread_timeout_ptr;
+
+
+/* Define the thread timeout setup logic in _tx_thread_create. */
+
+#define TX_THREAD_CREATE_TIMEOUT_SETUP(t) (t) -> tx_thread_timer.tx_timer_internal_timeout_function = &(_tx_thread_timeout); \
+ (t) -> tx_thread_timer.tx_timer_internal_timeout_param = 0; \
+ (t) -> tx_thread_timer.tx_timer_internal_thread_timeout_ptr = (VOID *) (t);
+
+
+/* Define the thread timeout pointer setup in _tx_thread_timeout. */
+
+#define TX_THREAD_TIMEOUT_POINTER_SETUP(t) (t) = (TX_THREAD *) _tx_timer_expired_timer_ptr -> tx_timer_internal_thread_timeout_ptr;
+
+
+/* Define ThreadX interrupt lockout and restore macros for protection on
+ access of critical kernel information. The restore interrupt macro must
+ restore the interrupt posture of the running thread prior to the value
+ present prior to the disable macro. In most cases, the save area macro
+ is used to define a local function save area for the disable and restore
+ macros. */
+
+#ifndef TX_DISABLE_INLINE
+
+/* Define macros, with in-line assembly for performance. */
+
+__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
+{
+
+unsigned long long daif_value;
+
+ __asm__ volatile (" MRS %0, DAIF ": "=r" (daif_value) );
+ __asm__ volatile (" MSR DAIFSet, 0x3" : : : "memory" );
+ return((unsigned int) daif_value);
+}
+
+__attribute__( ( always_inline ) ) static inline void __restore_interrupts(unsigned int daif_value)
+{
+
+unsigned long long temp;
+
+ temp = (unsigned long long) daif_value;
+ __asm__ volatile (" MSR DAIF,%0": : "r" (temp): "memory" );
+}
+
+
+#define TX_INTERRUPT_SAVE_AREA UINT interrupt_save;
+#define TX_DISABLE interrupt_save = __disable_interrupts();
+#define TX_RESTORE __restore_interrupts(interrupt_save);
+
+#else
+
+unsigned int _tx_thread_interrupt_disable(void);
+unsigned int _tx_thread_interrupt_restore(UINT old_posture);
+
+
+#define TX_INTERRUPT_SAVE_AREA UINT interrupt_save;
+
+#define TX_DISABLE interrupt_save = _tx_thread_interrupt_disable();
+#define TX_RESTORE _tx_thread_interrupt_restore(interrupt_save);
+#endif
+
+
+/* Define the interrupt lockout macros for each ThreadX object. */
+
+#define TX_BLOCK_POOL_DISABLE TX_DISABLE
+#define TX_BYTE_POOL_DISABLE TX_DISABLE
+#define TX_EVENT_FLAGS_GROUP_DISABLE TX_DISABLE
+#define TX_MUTEX_DISABLE TX_DISABLE
+#define TX_QUEUE_DISABLE TX_DISABLE
+#define TX_SEMAPHORE_DISABLE TX_DISABLE
+
+
+/* Define FP extension for ARMv8. Each is assumed to be called in the context of the executing thread. */
+
+#ifndef TX_SOURCE_CODE
+#define tx_thread_fp_enable _tx_thread_fp_enable
+#define tx_thread_fp_disable _tx_thread_fp_disable
+#endif
+
+VOID tx_thread_fp_enable(VOID);
+VOID tx_thread_fp_disable(VOID);
+
+
+/* Define the version ID of ThreadX. This may be utilized by the application. */
+
+#ifdef TX_THREAD_INIT
+CHAR _tx_version_id[] =
+ "Copyright (c) Microsoft Corporation. All rights reserved. * ThreadX ARMv8-A Version 6.2.1 *";
+#else
+extern CHAR _tx_version_id[];
+#endif
+
+
+#endif
diff --git a/ports_arch/ARMv8-A/threadx/common/src/tx_thread_context_restore.S b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_context_restore.S
new file mode 100644
index 00000000..1061e214
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_context_restore.S
@@ -0,0 +1,291 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_context_restore ARMv8-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function restores the interrupt context if it is processing a */
+/* nested interrupt. If not, it returns to the interrupt thread if no */
+/* preemption is necessary. Otherwise, if preemption is necessary or */
+/* if no thread was running, the function returns to the scheduler. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* _tx_thread_schedule Thread scheduling routine */
+/* */
+/* CALLED BY */
+/* */
+/* ISRs Interrupt Service Routines */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_thread_context_restore(VOID)
+// {
+ .global _tx_thread_context_restore
+ .type _tx_thread_context_restore, @function
+_tx_thread_context_restore:
+
+ /* Lockout interrupts. */
+
+ MSR DAIFSet, 0x3 // Lockout interrupts
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR exit function to indicate an ISR is complete. */
+
+ BL _tx_execution_isr_exit // Call the ISR exit function
+#endif
+
+ /* Determine if interrupts are nested. */
+ // if (--_tx_thread_system_state)
+ // {
+
+ LDR x3, =_tx_thread_system_state // Pickup address of system state var
+ LDR w2, [x3, #0] // Pickup system state
+ SUB w2, w2, #1 // Decrement the counter
+ STR w2, [x3, #0] // Store the counter
+ CMP w2, #0 // Was this the first interrupt?
+ BEQ __tx_thread_not_nested_restore // If so, not a nested restore
+
+ /* Interrupts are nested. */
+
+ /* Just recover the saved registers and return to the point of
+ interrupt. */
+
+ LDP x4, x5, [sp], #16 // Pickup saved SPSR/DAIF and ELR_EL
+#ifdef EL1
+ MSR SPSR_EL1, x4 // Setup SPSR for return
+ MSR ELR_EL1, x5 // Setup point of interrupt
+#else
+#ifdef EL2
+ MSR SPSR_EL2, x4 // Setup SPSR for return
+ MSR ELR_EL2, x5 // Setup point of interrupt
+#else
+ MSR SPSR_EL3, x4 // Setup SPSR for return
+ MSR ELR_EL3, x5 // Setup point of interrupt
+#endif
+#endif
+ LDP x18, x19, [sp], #16 // Recover x18, x19
+ LDP x16, x17, [sp], #16 // Recover x16, x17
+ LDP x14, x15, [sp], #16 // Recover x14, x15
+ LDP x12, x13, [sp], #16 // Recover x12, x13
+ LDP x10, x11, [sp], #16 // Recover x10, x11
+ LDP x8, x9, [sp], #16 // Recover x8, x9
+ LDP x6, x7, [sp], #16 // Recover x6, x7
+ LDP x4, x5, [sp], #16 // Recover x4, x5
+ LDP x2, x3, [sp], #16 // Recover x2, x3
+ LDP x0, x1, [sp], #16 // Recover x0, x1
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+ ERET // Return to point of interrupt
+
+ // }
+__tx_thread_not_nested_restore:
+
+ /* Determine if a thread was interrupted and no preemption is required. */
+ // else if (((_tx_thread_current_ptr) && (_tx_thread_current_ptr == _tx_thread_execute_ptr)
+ // || (_tx_thread_preempt_disable))
+ // {
+
+ LDR x1, =_tx_thread_current_ptr // Pickup address of current thread ptr
+ LDR x0, [x1, #0] // Pickup actual current thread pointer
+ CMP x0, #0 // Is it NULL?
+ BEQ __tx_thread_idle_system_restore // Yes, idle system was interrupted
+
+ LDR x3, =_tx_thread_preempt_disable // Pickup preempt disable address
+ LDR w2, [x3, #0] // Pickup actual preempt disable flag
+ CMP w2, #0 // Is it set?
+ BNE __tx_thread_no_preempt_restore // Yes, don't preempt this thread
+ LDR x3, =_tx_thread_execute_ptr // Pickup address of execute thread ptr
+ LDR x2, [x3, #0] // Pickup actual execute thread pointer
+ CMP x0, x2 // Is the same thread highest priority?
+ BNE __tx_thread_preempt_restore // No, preemption needs to happen
+
+
+__tx_thread_no_preempt_restore:
+
+ /* Restore interrupted thread or ISR. */
+
+ /* Pickup the saved stack pointer. */
+ // sp = _tx_thread_current_ptr -> tx_thread_stack_ptr;
+
+ LDR x4, [x0, #8] // Switch to thread stack pointer
+ MOV sp, x4 //
+
+ /* Recover the saved context and return to the point of interrupt. */
+
+ LDP x4, x5, [sp], #16 // Pickup saved SPSR/DAIF and ELR_EL1
+#ifdef EL1
+ MSR SPSR_EL1, x4 // Setup SPSR for return
+ MSR ELR_EL1, x5 // Setup point of interrupt
+#else
+#ifdef EL2
+ MSR SPSR_EL2, x4 // Setup SPSR for return
+ MSR ELR_EL2, x5 // Setup point of interrupt
+#else
+ MSR SPSR_EL3, x4 // Setup SPSR for return
+ MSR ELR_EL3, x5 // Setup point of interrupt
+#endif
+#endif
+ LDP x18, x19, [sp], #16 // Recover x18, x19
+ LDP x16, x17, [sp], #16 // Recover x16, x17
+ LDP x14, x15, [sp], #16 // Recover x14, x15
+ LDP x12, x13, [sp], #16 // Recover x12, x13
+ LDP x10, x11, [sp], #16 // Recover x10, x11
+ LDP x8, x9, [sp], #16 // Recover x8, x9
+ LDP x6, x7, [sp], #16 // Recover x6, x7
+ LDP x4, x5, [sp], #16 // Recover x4, x5
+ LDP x2, x3, [sp], #16 // Recover x2, x3
+ LDP x0, x1, [sp], #16 // Recover x0, x1
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+ ERET // Return to point of interrupt
+
+ // }
+ // else
+ // {
+__tx_thread_preempt_restore:
+
+ LDR x4, [x0, #8] // Switch to thread stack pointer
+ MOV sp, x4 //
+
+ LDP x4, x5, [sp], #16 // Pickup saved SPSR/DAIF and ELR_EL1
+ STP x20, x21, [sp, #-16]! // Save x20, x21
+ STP x22, x23, [sp, #-16]! // Save x22, x23
+ STP x24, x25, [sp, #-16]! // Save x24, x25
+ STP x26, x27, [sp, #-16]! // Save x26, x27
+ STP x28, x29, [sp, #-16]! // Save x28, x29
+#ifdef ENABLE_ARM_FP
+ LDR w3, [x0, #248] // Pickup FP enable flag
+ CMP w3, #0 // Is FP enabled?
+ BEQ _skip_fp_save // No, skip FP save
+ STP q0, q1, [sp, #-32]! // Save q0, q1
+ STP q2, q3, [sp, #-32]! // Save q2, q3
+ STP q4, q5, [sp, #-32]! // Save q4, q5
+ STP q6, q7, [sp, #-32]! // Save q6, q7
+ STP q8, q9, [sp, #-32]! // Save q8, q9
+ STP q10, q11, [sp, #-32]! // Save q10, q11
+ STP q12, q13, [sp, #-32]! // Save q12, q13
+ STP q14, q15, [sp, #-32]! // Save q14, q15
+ STP q16, q17, [sp, #-32]! // Save q16, q17
+ STP q18, q19, [sp, #-32]! // Save q18, q19
+ STP q20, q21, [sp, #-32]! // Save q20, q21
+ STP q22, q23, [sp, #-32]! // Save q22, q23
+ STP q24, q25, [sp, #-32]! // Save q24, q25
+ STP q26, q27, [sp, #-32]! // Save q26, q27
+ STP q28, q29, [sp, #-32]! // Save q28, q29
+ STP q30, q31, [sp, #-32]! // Save q30, q31
+ MRS x2, FPSR // Pickup FPSR
+ MRS x3, FPCR // Pickup FPCR
+ STP x2, x3, [sp, #-16]! // Save FPSR, FPCR
+_skip_fp_save:
+#endif
+ STP x4, x5, [sp, #-16]! // Save x4 (SPSR_EL3), x5 (ELR_E3)
+
+ MOV x3, sp // Move sp into x3
+ STR x3, [x0, #8] // Save stack pointer in thread control
+ // block
+ LDR x3, =_tx_thread_system_stack_ptr // Pickup address of system stack
+ LDR x4, [x3, #0] // Pickup system stack pointer
+ MOV sp, x4 // Setup system stack pointer
+
+
+ /* Save the remaining time-slice and disable it. */
+ // if (_tx_timer_time_slice)
+ // {
+
+ LDR x3, =_tx_timer_time_slice // Pickup time-slice variable address
+ LDR w2, [x3, #0] // Pickup time-slice
+ CMP w2, #0 // Is it active?
+ BEQ __tx_thread_dont_save_ts // No, don't save it
+
+ // _tx_thread_current_ptr -> tx_thread_time_slice = _tx_timer_time_slice;
+ // _tx_timer_time_slice = 0;
+
+ STR w2, [x0, #36] // Save thread's time-slice
+ MOV w2, #0 // Clear value
+ STR w2, [x3, #0] // Disable global time-slice flag
+
+ // }
+__tx_thread_dont_save_ts:
+
+
+ /* Clear the current task pointer. */
+ /* _tx_thread_current_ptr = TX_NULL; */
+
+ MOV x0, #0 // NULL value
+ STR x0, [x1, #0] // Clear current thread pointer
+
+ /* Return to the scheduler. */
+ // _tx_thread_schedule();
+
+ // }
+
+__tx_thread_idle_system_restore:
+
+ /* Just return back to the scheduler! */
+
+ LDR x1, =_tx_thread_schedule // Build address for _tx_thread_schedule
+#ifdef EL1
+ MSR ELR_EL1, x1 // Setup point of interrupt
+// MOV x1, #0x4 // Setup EL1 return
+// MSR spsr_el1, x1 // Move into SPSR
+#else
+#ifdef EL2
+ MSR ELR_EL2, x1 // Setup point of interrupt
+// MOV x1, #0x8 // Setup EL2 return
+// MSR spsr_el2, x1 // Move into SPSR
+#else
+ MSR ELR_EL3, x1 // Setup point of interrupt
+// MOV x1, #0xC // Setup EL3 return
+// MSR spsr_el3, x1 // Move into SPSR
+#endif
+#endif
+ ERET // Return to scheduler
+// }
diff --git a/ports_arch/ARMv8-A/threadx/common/src/tx_thread_context_save.S b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_context_save.S
new file mode 100644
index 00000000..38dcf250
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_context_save.S
@@ -0,0 +1,221 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_context_save ARMv8-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function saves the context of an executing thread in the */
+/* beginning of interrupt processing. The function also ensures that */
+/* the system stack is used upon return to the calling ISR. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ISRs */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_thread_context_save(VOID)
+// {
+ .global _tx_thread_context_save
+ .type _tx_thread_context_save, @function
+_tx_thread_context_save:
+
+ /* Upon entry to this routine, it is assumed that IRQ/FIQ interrupts are locked
+ out, x29 (frame pointer), x30 (link register) are saved, we are in EL1,
+ and all other registers are intact. */
+
+ /* Check for a nested interrupt condition. */
+ // if (_tx_thread_system_state++)
+ // {
+
+ STP x0, x1, [sp, #-16]! // Save x0, x1
+ STP x2, x3, [sp, #-16]! // Save x2, x3
+ LDR x3, =_tx_thread_system_state // Pickup address of system state var
+ LDR w2, [x3, #0] // Pickup system state
+ CMP w2, #0 // Is this the first interrupt?
+ BEQ __tx_thread_not_nested_save // Yes, not a nested context save
+
+ /* Nested interrupt condition. */
+
+ ADD w2, w2, #1 // Increment the nested interrupt counter
+ STR w2, [x3, #0] // Store it back in the variable
+
+ /* Save the rest of the scratch registers on the stack and return to the
+ calling ISR. */
+
+ STP x4, x5, [sp, #-16]! // Save x4, x5
+ STP x6, x7, [sp, #-16]! // Save x6, x7
+ STP x8, x9, [sp, #-16]! // Save x8, x9
+ STP x10, x11, [sp, #-16]! // Save x10, x11
+ STP x12, x13, [sp, #-16]! // Save x12, x13
+ STP x14, x15, [sp, #-16]! // Save x14, x15
+ STP x16, x17, [sp, #-16]! // Save x16, x17
+ STP x18, x19, [sp, #-16]! // Save x18, x19
+#ifdef EL1
+ MRS x0, SPSR_EL1 // Pickup SPSR
+ MRS x1, ELR_EL1 // Pickup ELR (point of interrupt)
+#else
+#ifdef EL2
+ MRS x0, SPSR_EL2 // Pickup SPSR
+ MRS x1, ELR_EL2 // Pickup ELR (point of interrupt)
+#else
+ MRS x0, SPSR_EL3 // Pickup SPSR
+ MRS x1, ELR_EL3 // Pickup ELR (point of interrupt)
+#endif
+#endif
+ STP x0, x1, [sp, #-16]! // Save SPSR, ELR
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ STP x29, x30, [sp, #-16]! // Save x29, x30
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+#endif
+
+ /* Return to the ISR. */
+
+ RET // Return to ISR
+
+__tx_thread_not_nested_save:
+ // }
+
+ /* Otherwise, not nested, check to see if a thread was running. */
+ // else if (_tx_thread_current_ptr)
+ // {
+
+ ADD w2, w2, #1 // Increment the interrupt counter
+ STR w2, [x3, #0] // Store it back in the variable
+ LDR x1, =_tx_thread_current_ptr // Pickup address of current thread ptr
+ LDR x0, [x1, #0] // Pickup current thread pointer
+ CMP x0, #0 // Is it NULL?
+ BEQ __tx_thread_idle_system_save // If so, interrupt occurred in
+ // scheduling loop - nothing needs saving!
+
+ /* Save minimal context of interrupted thread. */
+
+ STP x4, x5, [sp, #-16]! // Save x4, x5
+ STP x6, x7, [sp, #-16]! // Save x6, x7
+ STP x8, x9, [sp, #-16]! // Save x8, x9
+ STP x10, x11, [sp, #-16]! // Save x10, x11
+ STP x12, x13, [sp, #-16]! // Save x12, x13
+ STP x14, x15, [sp, #-16]! // Save x14, x15
+ STP x16, x17, [sp, #-16]! // Save x16, x17
+ STP x18, x19, [sp, #-16]! // Save x18, x19
+#ifdef EL1
+ MRS x4, SPSR_EL1 // Pickup SPSR
+ MRS x5, ELR_EL1 // Pickup ELR (point of interrupt)
+#else
+#ifdef EL2
+ MRS x4, SPSR_EL2 // Pickup SPSR
+ MRS x5, ELR_EL2 // Pickup ELR (point of interrupt)
+#else
+ MRS x4, SPSR_EL3 // Pickup SPSR
+ MRS x5, ELR_EL3 // Pickup ELR (point of interrupt)
+#endif
+#endif
+ STP x4, x5, [sp, #-16]! // Save SPSR, ELR
+
+ /* Save the current stack pointer in the thread's control block. */
+ // _tx_thread_current_ptr -> tx_thread_stack_ptr = sp;
+
+ MOV x4, sp //
+ STR x4, [x0, #8] // Save thread stack pointer
+
+ /* Switch to the system stack. */
+ // sp = _tx_thread_system_stack_ptr;
+
+ LDR x3, =_tx_thread_system_stack_ptr // Pickup address of system stack
+ LDR x4, [x3, #0] // Pickup system stack pointer
+ MOV sp, x4 // Setup system stack pointer
+
+#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ STP x29, x30, [sp, #-16]! // Save x29, x30
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+#endif
+
+ RET // Return to caller
+
+ // }
+ // else
+ // {
+
+__tx_thread_idle_system_save:
+
+ /* Interrupt occurred in the scheduling loop. */
+
+ /* Not much to do here, just adjust the stack pointer, and return to IRQ
+ processing. */
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ STP x29, x30, [sp, #-16]! // Save x29, x30
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+#endif
+
+ ADD sp, sp, #48 // Recover saved registers
+ RET // Continue IRQ processing
+
+ // }
+// }
diff --git a/ports_arch/ARMv8-A/threadx/common/src/tx_thread_fp_disable.c b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_fp_disable.c
new file mode 100644
index 00000000..3e5d7e21
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_fp_disable.c
@@ -0,0 +1,97 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+
+#define TX_SOURCE_CODE
+
+
+/* Include necessary system files. */
+
+#include "tx_api.h"
+#include "tx_thread.h"
+
+
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_fp_disable ARMv8-A */
+/* 6.1.10 */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function disables the FP for the currently executing thread. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* Application Code */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* resulting in version 6.1.10 */
+/* */
+/**************************************************************************/
+VOID _tx_thread_fp_disable(VOID)
+{
+
+TX_THREAD *thread_ptr;
+ULONG system_state;
+
+
+ /* Pickup the current thread pointer. */
+ TX_THREAD_GET_CURRENT(thread_ptr);
+
+ /* Get the system state. */
+ system_state = TX_THREAD_GET_SYSTEM_STATE();
+
+ /* Make sure it is not NULL. */
+ if (thread_ptr != TX_NULL)
+ {
+
+ /* Thread is running... make sure the call is from the thread context. */
+ if (system_state == 0)
+ {
+
+ /* Yes, now set the FP enable flag to false in the TX_THREAD structure. */
+ thread_ptr -> tx_thread_fp_enable = TX_FALSE;
+ }
+ }
+}
+
diff --git a/ports_arch/ARMv8-A/threadx/common/src/tx_thread_fp_enable.c b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_fp_enable.c
new file mode 100644
index 00000000..4e69205c
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_fp_enable.c
@@ -0,0 +1,96 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+
+#define TX_SOURCE_CODE
+
+
+/* Include necessary system files. */
+
+#include "tx_api.h"
+#include "tx_thread.h"
+
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_fp_enable ARMv8-A */
+/* 6.1.10 */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function enabled the FP for the currently executing thread. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* Application Code */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* resulting in version 6.1.10 */
+/* */
+/**************************************************************************/
+VOID _tx_thread_fp_enable(VOID)
+{
+
+TX_THREAD *thread_ptr;
+ULONG system_state;
+
+
+ /* Pickup the current thread pointer. */
+ TX_THREAD_GET_CURRENT(thread_ptr);
+
+ /* Get the system state. */
+ system_state = TX_THREAD_GET_SYSTEM_STATE();
+
+ /* Make sure it is not NULL. */
+ if (thread_ptr != TX_NULL)
+ {
+
+ /* Thread is running... make sure the call is from the thread context. */
+ if (system_state == 0)
+ {
+
+ /* Yes, now setup the FP enable flag in the TX_THREAD structure. */
+ thread_ptr -> tx_thread_fp_enable = TX_TRUE;
+ }
+ }
+}
+
diff --git a/ports_arch/ARMv8-A/threadx/common/src/tx_thread_interrupt_control.S b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_interrupt_control.S
new file mode 100644
index 00000000..561b6d61
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_interrupt_control.S
@@ -0,0 +1,86 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_interrupt_control ARMv8-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is responsible for changing the interrupt lockout */
+/* posture of the system. */
+/* */
+/* INPUT */
+/* */
+/* new_posture New interrupt lockout posture */
+/* */
+/* OUTPUT */
+/* */
+/* old_posture Old interrupt lockout posture */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* Application Code */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// UINT _tx_thread_interrupt_control(UINT new_posture)
+// {
+ .global _tx_thread_interrupt_control
+ .type _tx_thread_interrupt_control, @function
+_tx_thread_interrupt_control:
+
+ /* Pickup current interrupt lockout posture. */
+
+ MRS x1, DAIF // Pickup current interrupt posture
+
+ /* Apply the new interrupt posture. */
+
+ MSR DAIF, x0 // Set new interrupt posture
+ MOV x0, x1 // Setup return value
+ RET // Return to caller
+// }
diff --git a/ports_arch/ARMv8-A/threadx/common/src/tx_thread_interrupt_disable.S b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_interrupt_disable.S
new file mode 100644
index 00000000..a54b1fa8
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_interrupt_disable.S
@@ -0,0 +1,84 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_interrupt_disable ARMv8-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is responsible for disabling interrupts */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* old_posture Old interrupt lockout posture */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* Application Code */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// UINT _tx_thread_interrupt_disable(void)
+// {
+ .global _tx_thread_interrupt_disable
+ .type _tx_thread_interrupt_disable, @function
+_tx_thread_interrupt_disable:
+
+ /* Pickup current interrupt lockout posture. */
+
+ MRS x0, DAIF // Pickup current interrupt lockout posture
+
+ /* Mask interrupts. */
+
+ MSR DAIFSet, 0x3 // Lockout interrupts
+ RET // Return to caller
+// }
diff --git a/ports_arch/ARMv8-A/threadx/common/src/tx_thread_interrupt_restore.S b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_interrupt_restore.S
new file mode 100644
index 00000000..35c4726d
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_interrupt_restore.S
@@ -0,0 +1,82 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_interrupt_restore ARMv8-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is responsible for restoring interrupts to the state */
+/* returned by a previous _tx_thread_interrupt_disable call. */
+/* */
+/* INPUT */
+/* */
+/* old_posture Old interrupt lockout posture */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* Application Code */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// UINT _tx_thread_interrupt_restore(UINT old_posture)
+// {
+ .global _tx_thread_interrupt_restore
+ .type _tx_thread_interrupt_restore, @function
+_tx_thread_interrupt_restore:
+
+ /* Restore the old interrupt posture. */
+
+ MSR DAIF, x0 // Setup the old posture
+ RET // Return to caller
+
+// }
diff --git a/ports_arch/ARMv8-A/threadx/common/src/tx_thread_schedule.S b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_schedule.S
new file mode 100644
index 00000000..68777e83
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_schedule.S
@@ -0,0 +1,233 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_schedule ARMv8-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function waits for a thread control block pointer to appear in */
+/* the _tx_thread_execute_ptr variable. Once a thread pointer appears */
+/* in the variable, the corresponding thread is resumed. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_initialize_kernel_enter ThreadX entry function */
+/* _tx_thread_system_return Return to system from thread */
+/* _tx_thread_context_restore Restore thread's context */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* added ARMv8.2-A support, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_thread_schedule(VOID)
+// {
+ .global _tx_thread_schedule
+ .type _tx_thread_schedule, @function
+_tx_thread_schedule:
+
+ /* Enable interrupts. */
+
+ MSR DAIFClr, 0x3 // Enable interrupts
+
+ /* Wait for a thread to execute. */
+ // do
+ // {
+
+ LDR x1, =_tx_thread_execute_ptr // Address of thread execute ptr
+
+#ifdef TX_ENABLE_WFI
+__tx_thread_schedule_loop:
+ LDR x0, [x1, #0] // Pickup next thread to execute
+ CMP x0, #0 // Is it NULL?
+ BNE _tx_thread_schedule_thread //
+ WFI //
+ B __tx_thread_schedule_loop // Keep looking for a thread
+_tx_thread_schedule_thread:
+#else
+__tx_thread_schedule_loop:
+ LDR x0, [x1, #0] // Pickup next thread to execute
+ CMP x0, #0 // Is it NULL?
+ BEQ __tx_thread_schedule_loop // If so, keep looking for a thread
+#endif
+
+ // }
+ // while(_tx_thread_execute_ptr == TX_NULL);
+
+ /* Yes! We have a thread to execute. Lockout interrupts and
+ transfer control to it. */
+
+ MSR DAIFSet, 0x3 // Lockout interrupts
+
+ /* Setup the current thread pointer. */
+ // _tx_thread_current_ptr = _tx_thread_execute_ptr;
+
+ LDR x1, =_tx_thread_current_ptr // Pickup address of current thread
+ STR x0, [x1, #0] // Setup current thread pointer
+
+ /* Increment the run count for this thread. */
+ // _tx_thread_current_ptr -> tx_thread_run_count++;
+
+ LDR w2, [x0, #4] // Pickup run counter
+ LDR w3, [x0, #36] // Pickup time-slice for this thread
+ ADD w2, w2, #1 // Increment thread run-counter
+ STR w2, [x0, #4] // Store the new run counter
+
+ /* Setup time-slice, if present. */
+ // _tx_timer_time_slice = _tx_thread_current_ptr -> tx_thread_time_slice;
+
+ LDR x2, =_tx_timer_time_slice // Pickup address of time slice
+ // variable
+ LDR x4, [x0, #8] // Switch stack pointers
+ MOV sp, x4 //
+ STR w3, [x2, #0] // Setup time-slice
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the thread entry function to indicate the thread is executing. */
+
+ MOV x19, x0 // Save x0
+ BL _tx_execution_thread_enter // Call the thread execution enter function
+ MOV x0, x19 // Restore x0
+#endif
+
+ /* Switch to the thread's stack. */
+ // sp = _tx_thread_execute_ptr -> tx_thread_stack_ptr;
+
+ /* Determine if an interrupt frame or a synchronous task suspension frame
+ is present. */
+
+ LDP x4, x5, [sp], #16 // Pickup saved SPSR/DAIF and ELR_EL1
+ CMP x5, #0 // Check for synchronous context switch (ELR_EL1 = NULL)
+ BEQ _tx_solicited_return
+#ifdef EL1
+ MSR SPSR_EL1, x4 // Setup SPSR for return
+ MSR ELR_EL1, x5 // Setup point of interrupt
+#else
+#ifdef EL2
+ MSR SPSR_EL2, x4 // Setup SPSR for return
+ MSR ELR_EL2, x5 // Setup point of interrupt
+#else
+ MSR SPSR_EL3, x4 // Setup SPSR for return
+ MSR ELR_EL3, x5 // Setup point of interrupt
+#endif
+#endif
+#ifdef ENABLE_ARM_FP
+ LDR w1, [x0, #248] // Pickup FP enable flag
+ CMP w1, #0 // Is FP enabled?
+ BEQ _skip_interrupt_fp_restore // No, skip FP restore
+ LDP x0, x1, [sp], #16 // Pickup FPSR, FPCR
+ MSR FPSR, x0 // Recover FPSR
+ MSR FPCR, x1 // Recover FPCR
+ LDP q30, q31, [sp], #32 // Recover q30, q31
+ LDP q28, q29, [sp], #32 // Recover q28, q29
+ LDP q26, q27, [sp], #32 // Recover q26, q27
+ LDP q24, q25, [sp], #32 // Recover q24, q25
+ LDP q22, q23, [sp], #32 // Recover q22, q23
+ LDP q20, q21, [sp], #32 // Recover q20, q21
+ LDP q18, q19, [sp], #32 // Recover q18, q19
+ LDP q16, q17, [sp], #32 // Recover q16, q17
+ LDP q14, q15, [sp], #32 // Recover q14, q15
+ LDP q12, q13, [sp], #32 // Recover q12, q13
+ LDP q10, q11, [sp], #32 // Recover q10, q11
+ LDP q8, q9, [sp], #32 // Recover q8, q9
+ LDP q6, q7, [sp], #32 // Recover q6, q7
+ LDP q4, q5, [sp], #32 // Recover q4, q5
+ LDP q2, q3, [sp], #32 // Recover q2, q3
+ LDP q0, q1, [sp], #32 // Recover q0, q1
+_skip_interrupt_fp_restore:
+#endif
+ LDP x28, x29, [sp], #16 // Recover x28
+ LDP x26, x27, [sp], #16 // Recover x26, x27
+ LDP x24, x25, [sp], #16 // Recover x24, x25
+ LDP x22, x23, [sp], #16 // Recover x22, x23
+ LDP x20, x21, [sp], #16 // Recover x20, x21
+ LDP x18, x19, [sp], #16 // Recover x18, x19
+ LDP x16, x17, [sp], #16 // Recover x16, x17
+ LDP x14, x15, [sp], #16 // Recover x14, x15
+ LDP x12, x13, [sp], #16 // Recover x12, x13
+ LDP x10, x11, [sp], #16 // Recover x10, x11
+ LDP x8, x9, [sp], #16 // Recover x8, x9
+ LDP x6, x7, [sp], #16 // Recover x6, x7
+ LDP x4, x5, [sp], #16 // Recover x4, x5
+ LDP x2, x3, [sp], #16 // Recover x2, x3
+ LDP x0, x1, [sp], #16 // Recover x0, x1
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+ ERET // Return to point of interrupt
+
+_tx_solicited_return:
+
+#ifdef ENABLE_ARM_FP
+ LDR w1, [x0, #248] // Pickup FP enable flag
+ CMP w1, #0 // Is FP enabled?
+ BEQ _skip_solicited_fp_restore // No, skip FP restore
+ LDP x0, x1, [sp], #16 // Pickup FPSR, FPCR
+ MSR FPSR, x0 // Recover FPSR
+ MSR FPCR, x1 // Recover FPCR
+ LDP q14, q15, [sp], #32 // Recover q14, q15
+ LDP q12, q13, [sp], #32 // Recover q12, q13
+ LDP q10, q11, [sp], #32 // Recover q10, q11
+ LDP q8, q9, [sp], #32 // Recover q8, q9
+_skip_solicited_fp_restore:
+#endif
+ LDP x27, x28, [sp], #16 // Recover x27, x28
+ LDP x25, x26, [sp], #16 // Recover x25, x26
+ LDP x23, x24, [sp], #16 // Recover x23, x24
+ LDP x21, x22, [sp], #16 // Recover x21, x22
+ LDP x19, x20, [sp], #16 // Recover x19, x20
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+ MSR DAIF, x4 // Recover DAIF
+ RET // Return to caller
+// }
diff --git a/ports_arch/ARMv8-A/threadx/common/src/tx_thread_stack_build.S b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_stack_build.S
new file mode 100644
index 00000000..2208c8c1
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_stack_build.S
@@ -0,0 +1,163 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_stack_build ARMv8-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function builds a stack frame on the supplied thread's stack. */
+/* The stack frame results in a fake interrupt return to the supplied */
+/* function pointer. */
+/* */
+/* INPUT */
+/* */
+/* thread_ptr Pointer to thread */
+/* function_ptr Pointer to entry function */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_thread_create Create thread service */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_thread_stack_build(TX_THREAD *thread_ptr, VOID (*function_ptr)(VOID))
+// {
+ .global _tx_thread_stack_build
+ .type _tx_thread_stack_build, @function
+_tx_thread_stack_build:
+
+
+ /* Build an interrupt frame. On Cortex-A35 it should look like this:
+
+ Stack Top: SSPR Initial SSPR
+ ELR Point of interrupt
+ x28 Initial value for x28
+ not used Not used
+ x26 Initial value for x26
+ x27 Initial value for x27
+ x24 Initial value for x24
+ x25 Initial value for x25
+ x22 Initial value for x22
+ x23 Initial value for x23
+ x20 Initial value for x20
+ x21 Initial value for x21
+ x18 Initial value for x18
+ x19 Initial value for x19
+ x16 Initial value for x16
+ x17 Initial value for x17
+ x14 Initial value for x14
+ x15 Initial value for x15
+ x12 Initial value for x12
+ x13 Initial value for x13
+ x10 Initial value for x10
+ x11 Initial value for x11
+ x8 Initial value for x8
+ x9 Initial value for x9
+ x6 Initial value for x6
+ x7 Initial value for x7
+ x4 Initial value for x4
+ x5 Initial value for x5
+ x2 Initial value for x2
+ x3 Initial value for x3
+ x0 Initial value for x0
+ x1 Initial value for x1
+ x29 Initial value for x29 (frame pointer)
+ x30 Initial value for x30 (link register)
+ 0 For stack backtracing
+
+ Stack Bottom: (higher memory address) */
+
+ LDR x4, [x0, #24] // Pickup end of stack area
+ BIC x4, x4, #0xF // Ensure 16-byte alignment
+
+ /* Actually build the stack frame. */
+
+ MOV x2, #0 // Build clear value
+ MOV x3, #0 //
+
+ STP x2, x3, [x4, #-16]! // Set backtrace to 0
+ STP x2, x3, [x4, #-16]! // Set initial x29, x30
+ STP x2, x3, [x4, #-16]! // Set initial x0, x1
+ STP x2, x3, [x4, #-16]! // Set initial x2, x3
+ STP x2, x3, [x4, #-16]! // Set initial x4, x5
+ STP x2, x3, [x4, #-16]! // Set initial x6, x7
+ STP x2, x3, [x4, #-16]! // Set initial x8, x9
+ STP x2, x3, [x4, #-16]! // Set initial x10, x11
+ STP x2, x3, [x4, #-16]! // Set initial x12, x13
+ STP x2, x3, [x4, #-16]! // Set initial x14, x15
+ STP x2, x3, [x4, #-16]! // Set initial x16, x17
+ STP x2, x3, [x4, #-16]! // Set initial x18, x19
+ STP x2, x3, [x4, #-16]! // Set initial x20, x21
+ STP x2, x3, [x4, #-16]! // Set initial x22, x23
+ STP x2, x3, [x4, #-16]! // Set initial x24, x25
+ STP x2, x3, [x4, #-16]! // Set initial x26, x27
+ STP x2, x3, [x4, #-16]! // Set initial x28
+#ifdef EL1
+ MOV x2, #0x4 // Build initial SPSR (EL1)
+#else
+#ifdef EL2
+ MOV x2, #0x8 // Build initial SPSR (EL2)
+#else
+ MOV x2, #0xC // Build initial SPSR (EL3)
+#endif
+#endif
+ MOV x3, x1 // Build initial ELR
+ STP x2, x3, [x4, #-16]! // Set initial SPSR & ELR
+
+ /* Setup stack pointer. */
+ // thread_ptr -> tx_thread_stack_ptr = x2;
+
+ STR x4, [x0, #8] // Save stack pointer in thread's
+ RET // Return to caller
+
+// }
diff --git a/ports_arch/ARMv8-A/threadx/common/src/tx_thread_system_return.S b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_system_return.S
new file mode 100644
index 00000000..560be4a4
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/common/src/tx_thread_system_return.S
@@ -0,0 +1,156 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_system_return ARMv8-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is target processor specific. It is used to transfer */
+/* control from a thread back to the ThreadX system. Only a */
+/* minimal context is saved since the compiler assumes temp registers */
+/* are going to get slicked by a function call anyway. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* _tx_thread_schedule Thread scheduling loop */
+/* */
+/* CALLED BY */
+/* */
+/* ThreadX components */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_thread_system_return(VOID)
+// {
+ .global _tx_thread_system_return
+ .type _tx_thread_system_return, @function
+_tx_thread_system_return:
+
+ /* Save minimal context on the stack. */
+
+ MRS x0, DAIF // Pickup DAIF
+ MSR DAIFSet, 0x3 // Lockout interrupts
+ STP x29, x30, [sp, #-16]! // Save x29 (frame pointer), x30 (link register)
+ STP x19, x20, [sp, #-16]! // Save x19, x20
+ STP x21, x22, [sp, #-16]! // Save x21, x22
+ STP x23, x24, [sp, #-16]! // Save x23, x24
+ STP x25, x26, [sp, #-16]! // Save x25, x26
+ STP x27, x28, [sp, #-16]! // Save x27, x28
+ LDR x5, =_tx_thread_current_ptr // Pickup address of current ptr
+ LDR x6, [x5, #0] // Pickup current thread pointer
+
+#ifdef ENABLE_ARM_FP
+ LDR w7, [x6, #248] // Pickup FP enable flag
+ CMP w7, #0 // Is FP enabled?
+ BEQ _skip_fp_save // No, skip FP save
+ STP q8, q9, [sp, #-32]! // Save q8, q9
+ STP q10, q11, [sp, #-32]! // Save q10, q11
+ STP q12, q13, [sp, #-32]! // Save q12, q13
+ STP q14, q15, [sp, #-32]! // Save q14, q15
+ MRS x2, FPSR // Pickup FPSR
+ MRS x3, FPCR // Pickup FPCR
+ STP x2, x3, [sp, #-16]! // Save FPSR, FPCR
+_skip_fp_save:
+#endif
+
+ MOV x1, #0 // Clear x1
+ STP x0, x1, [sp, #-16]! // Save DAIF and clear value for ELR_EK1
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the thread exit function to indicate the thread is no longer executing. */
+
+ MOV x19, x5 // Save x5
+ MOV x20, x6 // Save x6
+ BL _tx_execution_thread_exit // Call the thread exit function
+ MOV x5, x19 // Restore x5
+ MOV x6, x20 // Restore x6
+#endif
+
+ LDR x2, =_tx_timer_time_slice // Pickup address of time slice
+ LDR w1, [x2, #0] // Pickup current time slice
+
+ /* Save current stack and switch to system stack. */
+ // _tx_thread_current_ptr -> tx_thread_stack_ptr = sp;
+ // sp = _tx_thread_system_stack_ptr;
+
+ MOV x4, sp //
+ STR x4, [x6, #8] // Save thread stack pointer
+ LDR x3, =_tx_thread_system_stack_ptr // Pickup address of system stack
+ LDR x4, [x3, #0] // Pickup system stack pointer
+ MOV sp, x4 // Setup system stack pointer
+
+ /* Determine if the time-slice is active. */
+ // if (_tx_timer_time_slice)
+ // {
+
+ MOV x4, #0 // Build clear value
+ CMP w1, #0 // Is a time-slice active?
+ BEQ __tx_thread_dont_save_ts // No, don't save the time-slice
+
+ /* Save the current remaining time-slice. */
+ // _tx_thread_current_ptr -> tx_thread_time_slice = _tx_timer_time_slice;
+ // _tx_timer_time_slice = 0;
+
+ STR w4, [x2, #0] // Clear time-slice
+ STR w1, [x6, #36] // Store current time-slice
+
+ // }
+__tx_thread_dont_save_ts:
+
+ /* Clear the current thread pointer. */
+ // _tx_thread_current_ptr = TX_NULL;
+
+ STR x4, [x5, #0] // Clear current thread pointer
+
+ B _tx_thread_schedule // Jump to scheduler!
+
+// }
diff --git a/ports_arch/ARMv8-A/threadx/common/src/tx_timer_interrupt.S b/ports_arch/ARMv8-A/threadx/common/src/tx_timer_interrupt.S
new file mode 100644
index 00000000..7b2f885a
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/common/src/tx_timer_interrupt.S
@@ -0,0 +1,233 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Timer */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_timer_interrupt ARMv8-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function processes the hardware timer interrupt. This */
+/* processing includes incrementing the system clock and checking for */
+/* time slice and/or timer expiration. If either is found, the */
+/* interrupt context save/restore functions are called along with the */
+/* expiration functions. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* _tx_timer_expiration_process Timer expiration processing */
+/* _tx_thread_time_slice Time slice interrupted thread */
+/* */
+/* CALLED BY */
+/* */
+/* interrupt vector */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_timer_interrupt(VOID)
+// {
+ .global _tx_timer_interrupt
+ .type _tx_timer_interrupt, @function
+_tx_timer_interrupt:
+
+ /* Upon entry to this routine, it is assumed that context save has already
+ been called, and therefore the compiler scratch registers are available
+ for use. */
+
+ /* Increment the system clock. */
+ // _tx_timer_system_clock++;
+
+ LDR x1, =_tx_timer_system_clock // Pickup address of system clock
+ LDR w0, [x1, #0] // Pickup system clock
+ ADD w0, w0, #1 // Increment system clock
+ STR w0, [x1, #0] // Store new system clock
+
+ /* Test for time-slice expiration. */
+ /* if (_tx_timer_time_slice)
+ { */
+
+ LDR x3, =_tx_timer_time_slice // Pickup address of time-slice
+ LDR w2, [x3, #0] // Pickup time-slice
+ CMP w2, #0 // Is it non-active?
+ BEQ __tx_timer_no_time_slice // Yes, skip time-slice processing
+
+ /* Decrement the time_slice. */
+ /* _tx_timer_time_slice--; */
+
+ SUB w2, w2, #1 // Decrement the time-slice
+ STR w2, [x3, #0] // Store new time-slice value
+
+ /* Check for expiration. */
+ /* if (__tx_timer_time_slice == 0) */
+
+ CMP w2, #0 // Has it expired?
+ BNE __tx_timer_no_time_slice // No, skip expiration processing
+
+ /* Set the time-slice expired flag. */
+ /* _tx_timer_expired_time_slice = TX_TRUE; */
+
+ LDR x3, =_tx_timer_expired_time_slice // Pickup address of expired flag
+ MOV w0, #1 // Build expired value
+ STR w0, [x3, #0] // Set time-slice expiration flag
+
+ /* } */
+
+__tx_timer_no_time_slice:
+
+ /* Test for timer expiration. */
+ // if (*_tx_timer_current_ptr)
+ // {
+
+ LDR x1, =_tx_timer_current_ptr // Pickup current timer pointer addr
+ LDR x0, [x1, #0] // Pickup current timer
+ LDR x2, [x0, #0] // Pickup timer list entry
+ CMP x2, #0 // Is there anything in the list?
+ BEQ __tx_timer_no_timer // No, just increment the timer
+
+ /* Set expiration flag. */
+ // _tx_timer_expired = TX_TRUE;
+
+ LDR x3, =_tx_timer_expired // Pickup expiration flag address
+ MOV w2, #1 // Build expired value
+ STR w2, [x3, #0] // Set expired flag
+ B __tx_timer_done // Finished timer processing
+
+ // }
+ // else
+ // {
+__tx_timer_no_timer:
+
+ /* No timer expired, increment the timer pointer. */
+ // _tx_timer_current_ptr++;
+
+ ADD x0, x0, #8 // Move to next timer
+
+ /* Check for wrap-around. */
+ // if (_tx_timer_current_ptr == _tx_timer_list_end)
+
+ LDR x3, =_tx_timer_list_end // Pickup addr of timer list end
+ LDR x2, [x3, #0] // Pickup list end
+ CMP x0, x2 // Are we at list end?
+ BNE __tx_timer_skip_wrap // No, skip wrap-around logic
+
+ /* Wrap to beginning of list. */
+ // _tx_timer_current_ptr = _tx_timer_list_start;
+
+ LDR x3, =_tx_timer_list_start // Pickup addr of timer list start
+ LDR x0, [x3, #0] // Set current pointer to list start
+
+__tx_timer_skip_wrap:
+
+ STR x0, [x1, #0] // Store new current timer pointer
+ // }
+
+__tx_timer_done:
+
+
+ /* See if anything has expired. */
+ // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
+ //{
+
+ LDR x3, =_tx_timer_expired_time_slice // Pickup addr of expired flag
+ LDR w2, [x3, #0] // Pickup time-slice expired flag
+ CMP w2, #0 // Did a time-slice expire?
+ BNE __tx_something_expired // If non-zero, time-slice expired
+ LDR x1, =_tx_timer_expired // Pickup addr of other expired flag
+ LDR w0, [x1, #0] // Pickup timer expired flag
+ CMP w0, #0 // Did a timer expire?
+ BEQ __tx_timer_nothing_expired // No, nothing expired
+
+__tx_something_expired:
+
+
+ STP x29, x30, [sp, #-16]! // Save x29 (frame pointer), x30 (link register)
+
+ /* Did a timer expire? */
+ // if (_tx_timer_expired)
+ // {
+
+ LDR x1, =_tx_timer_expired // Pickup addr of expired flag
+ LDR w0, [x1, #0] // Pickup timer expired flag
+ CMP w0, #0 // Check for timer expiration
+ BEQ __tx_timer_dont_activate // If not set, skip timer activation
+
+ /* Process timer expiration. */
+ // _tx_timer_expiration_process();
+
+ BL _tx_timer_expiration_process // Call the timer expiration handling routine
+
+ // }
+__tx_timer_dont_activate:
+
+ /* Did time slice expire? */
+ // if (_tx_timer_expired_time_slice)
+ // {
+
+ LDR x3, =_tx_timer_expired_time_slice // Pickup addr of time-slice expired
+ LDR w2, [x3, #0] // Pickup the actual flag
+ CMP w2, #0 // See if the flag is set
+ BEQ __tx_timer_not_ts_expiration // No, skip time-slice processing
+
+ /* Time slice interrupted thread. */
+ // _tx_thread_time_slice();
+
+ BL _tx_thread_time_slice // Call time-slice processing
+
+ // }/
+
+__tx_timer_not_ts_expiration:
+
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+ // }
+
+__tx_timer_nothing_expired:
+
+ RET // Return to caller
+
+// }
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/.cproject b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/.cproject
new file mode 100644
index 00000000..42240200
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/.cproject
@@ -0,0 +1,158 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/.project b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/.project
new file mode 100644
index 00000000..a1b15572
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/.project
@@ -0,0 +1,26 @@
+
+
+ sample_threadx
+
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.genmakebuilder
+ clean,full,incremental,
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder
+ full,incremental,
+
+
+
+
+
+ org.eclipse.cdt.core.cnature
+ org.eclipse.cdt.managedbuilder.core.managedBuildNature
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigNature
+
+
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3.h b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3.h
new file mode 100644
index 00000000..dfe37586
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3.h
@@ -0,0 +1,561 @@
+/*
+ * GICv3.h - data types and function prototypes for GICv3 utility routines
+ *
+ * Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#ifndef GICV3_h
+#define GICV3_h
+
+#include
+
+/*
+ * extra flags for GICD enable
+ */
+typedef enum
+{
+ gicdctlr_EnableGrp0 = (1 << 0),
+ gicdctlr_EnableGrp1NS = (1 << 1),
+ gicdctlr_EnableGrp1A = (1 << 1),
+ gicdctlr_EnableGrp1S = (1 << 2),
+ gicdctlr_EnableAll = (1 << 2) | (1 << 1) | (1 << 0),
+ gicdctlr_ARE_S = (1 << 4), /* Enable Secure state affinity routing */
+ gicdctlr_ARE_NS = (1 << 5), /* Enable Non-Secure state affinity routing */
+ gicdctlr_DS = (1 << 6), /* Disable Security support */
+ gicdctlr_E1NWF = (1 << 7) /* Enable "1-of-N" wakeup model */
+} GICDCTLRFlags_t;
+
+/*
+ * modes for SPI routing
+ */
+typedef enum
+{
+ gicdirouter_ModeSpecific = 0,
+ gicdirouter_ModeAny = (1 << 31)
+} GICDIROUTERBits_t;
+
+typedef enum
+{
+ gicdicfgr_Level = 0,
+ gicdicfgr_Edge = (1 << 1)
+} GICDICFGRBits_t;
+
+typedef enum
+{
+ gicigroupr_G0S = 0,
+ gicigroupr_G1NS = (1 << 0),
+ gicigroupr_G1S = (1 << 2)
+} GICIGROUPRBits_t;
+
+typedef enum
+{
+ gicrwaker_ProcessorSleep = (1 << 1),
+ gicrwaker_ChildrenAsleep = (1 << 2)
+} GICRWAKERBits_t;
+
+/**********************************************************************/
+
+/*
+ * Utility macros & functions
+ */
+#define RANGE_LIMIT(x) ((sizeof(x) / sizeof((x)[0])) - 1)
+
+static inline uint64_t gicv3PackAffinity(uint32_t aff3, uint32_t aff2,
+ uint32_t aff1, uint32_t aff0)
+{
+ /*
+ * only need to cast aff3 to get type promotion for all affinities
+ */
+ return ((((uint64_t)aff3 & 0xff) << 32) |
+ ((aff2 & 0xff) << 16) |
+ ((aff1 & 0xff) << 8) | aff0);
+}
+
+/**********************************************************************/
+
+/*
+ * GIC Distributor Function Prototypes
+ */
+
+/*
+ * ConfigGICD - configure GIC Distributor prior to enabling it
+ *
+ * Inputs:
+ *
+ * control - control flags
+ *
+ * Returns:
+ *
+ *
+ *
+ * NOTE:
+ *
+ * ConfigGICD() will set an absolute flags value, whereas
+ * {En,Dis}ableGICD() will only {set,clear} the flag bits
+ * passed as a parameter
+ */
+void ConfigGICD(GICDCTLRFlags_t flags);
+
+/*
+ * EnableGICD - top-level enable for GIC Distributor
+ *
+ * Inputs:
+ *
+ * flags - new control flags to set
+ *
+ * Returns:
+ *
+ *
+ *
+ * NOTE:
+ *
+ * ConfigGICD() will set an absolute flags value, whereas
+ * {En,Dis}ableGICD() will only {set,clear} the flag bits
+ * passed as a parameter
+ */
+void EnableGICD(GICDCTLRFlags_t flags);
+
+/*
+ * DisableGICD - top-level disable for GIC Distributor
+ *
+ * Inputs
+ *
+ * flags - control flags to clear
+ *
+ * Returns
+ *
+ *
+ *
+ * NOTE:
+ *
+ * ConfigGICD() will set an absolute flags value, whereas
+ * {En,Dis}ableGICD() will only {set,clear} the flag bits
+ * passed as a parameter
+ */
+void DisableGICD(GICDCTLRFlags_t flags);
+
+/*
+ * SyncAREinGICD - synchronise GICD Address Routing Enable bits
+ *
+ * Inputs
+ *
+ * flags - absolute flag bits to set in GIC Distributor
+ *
+ * dosync - flag whether to wait for ARE bits to match passed
+ * flag field (dosync = true), or whether to set absolute
+ * flag bits (dosync = false)
+ *
+ * Returns
+ *
+ *
+ *
+ * NOTE:
+ *
+ * This function is used to resolve a race in an MP system whereby secondary
+ * CPUs cannot reliably program all Redistributor registers until the
+ * primary CPU has enabled Address Routing. The primary CPU will call this
+ * function with dosync = false, while the secondaries will call it with
+ * dosync = true.
+ */
+void SyncAREinGICD(GICDCTLRFlags_t flags, uint32_t dosync);
+
+/*
+ * EnableSPI - enable a specific shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - which interrupt to enable
+ *
+ * Returns:
+ *
+ *
+ */
+void EnableSPI(uint32_t id);
+
+/*
+ * DisableSPI - disable a specific shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - which interrupt to disable
+ *
+ * Returns:
+ *
+ *
+ */
+void DisableSPI(uint32_t id);
+
+/*
+ * SetSPIPriority - configure the priority for a shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * priority - 8-bit priority to program (see note below)
+ *
+ * Returns:
+ *
+ *
+ *
+ * Note:
+ *
+ * The GICv3 architecture makes this function sensitive to the Security
+ * context in terms of what effect it has on the programmed priority: no
+ * attempt is made to adjust for the reduced priority range available
+ * when making Non-Secure accesses to the GIC
+ */
+void SetSPIPriority(uint32_t id, uint32_t priority);
+
+/*
+ * GetSPIPriority - determine the priority for a shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * Returns:
+ *
+ * interrupt priority in the range 0 - 0xff
+ */
+uint32_t GetSPIPriority(uint32_t id);
+
+/*
+ * SetSPIRoute - specify interrupt routing when gicdctlr_ARE is enabled
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * affinity - prepacked "dotted quad" affinity routing. NOTE: use the
+ * gicv3PackAffinity() helper routine to generate this input
+ *
+ * mode - select routing mode (specific affinity, or any recipient)
+ *
+ * Returns:
+ *
+ *
+ */
+void SetSPIRoute(uint32_t id, uint64_t affinity, GICDIROUTERBits_t mode);
+
+/*
+ * GetSPIRoute - read ARE-enabled interrupt routing information
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * Returns:
+ *
+ * routing configuration
+ */
+uint64_t GetSPIRoute(uint32_t id);
+
+/*
+ * SetSPITarget - configure the set of processor targets for an interrupt
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * target - 8-bit target bitmap
+ *
+ * Returns
+ *
+ *
+ */
+void SetSPITarget(uint32_t id, uint32_t target);
+
+/*
+ * GetSPITarget - read the set of processor targets for an interrupt
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ * 8-bit target bitmap
+ */
+uint32_t GetSPITarget(uint32_t id);
+
+/*
+ * ConfigureSPI - setup an interrupt as edge- or level-triggered
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * config - desired configuration
+ *
+ * Returns
+ *
+ *
+ */
+void ConfigureSPI(uint32_t id, GICDICFGRBits_t config);
+
+/*
+ * SetSPIPending - mark an interrupt as pending
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void SetSPIPending(uint32_t id);
+
+/*
+ * ClearSPIPending - mark an interrupt as not pending
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void ClearSPIPending(uint32_t id);
+
+/*
+ * GetSPIPending - query whether an interrupt is pending
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ * pending status
+ */
+uint32_t GetSPIPending(uint32_t id);
+
+/*
+ * SetSPISecurity - mark a shared peripheral interrupt as
+ * security
+ *
+ * Inputs
+ *
+ * id - which interrupt to mark
+ *
+ * group - the group for the interrupt
+ *
+ * Returns
+ *
+ *
+ */
+void SetSPISecurity(uint32_t id, GICIGROUPRBits_t group);
+
+/*
+ * SetSPISecurityBlock - mark a block of 32 shared peripheral
+ * interrupts as security
+ *
+ * Inputs:
+ *
+ * block - which block to mark (e.g. 1 = Ints 32-63)
+ *
+ * group - the group for the interrupts
+ *
+ * Returns:
+ *
+ *
+ */
+void SetSPISecurityBlock(uint32_t block, GICIGROUPRBits_t group);
+
+/*
+ * SetSPISecurityAll - mark all shared peripheral interrupts
+ * as security
+ *
+ * Inputs:
+ *
+ * group - the group for the interrupts
+ *
+ * Returns:
+ *
+ *
+ */
+void SetSPISecurityAll(GICIGROUPRBits_t group);
+
+/**********************************************************************/
+
+/*
+ * GIC Re-Distributor Function Prototypes
+ *
+ * The model for calling Redistributor functions is that, rather than
+ * identifying the target redistributor with every function call, the
+ * SelectRedistributor() function is used to identify which redistributor
+ * is to be used for all functions until a different redistributor is
+ * explicitly selected
+ */
+
+/*
+ * WakeupGICR - wake up a Redistributor
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to wakeup
+ *
+ * Returns:
+ *
+ *
+ */
+void WakeupGICR(uint32_t gicr);
+
+/*
+ * EnablePrivateInt - enable a private (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - which interrupt to enable
+ *
+ * Returns:
+ *
+ *
+ */
+void EnablePrivateInt(uint32_t gicr, uint32_t id);
+
+/*
+ * DisablePrivateInt - disable a private (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - which interrupt to disable
+ *
+ * Returns:
+ *
+ *
+ */
+void DisablePrivateInt(uint32_t gicr, uint32_t id);
+
+/*
+ * SetPrivateIntPriority - configure the priority for a private
+ * (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * priority - 8-bit priority to program (see note below)
+ *
+ * Returns:
+ *
+ *
+ *
+ * Note:
+ *
+ * The GICv3 architecture makes this function sensitive to the Security
+ * context in terms of what effect it has on the programmed priority: no
+ * attempt is made to adjust for the reduced priority range available
+ * when making Non-Secure accesses to the GIC
+ */
+void SetPrivateIntPriority(uint32_t gicr, uint32_t id, uint32_t priority);
+
+/*
+ * GetPrivateIntPriority - configure the priority for a private
+ * (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns:
+ *
+ * Int priority
+ */
+uint32_t GetPrivateIntPriority(uint32_t gicr, uint32_t id);
+
+/*
+ * SetPrivateIntPending - mark a private (SGI/PPI) interrupt as pending
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void SetPrivateIntPending(uint32_t gicr, uint32_t id);
+
+/*
+ * ClearPrivateIntPending - mark a private (SGI/PPI) interrupt as not pending
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void ClearPrivateIntPending(uint32_t gicr, uint32_t id);
+
+/*
+ * GetPrivateIntPending - query whether a private (SGI/PPI) interrupt is pending
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ * pending status
+ */
+uint32_t GetPrivateIntPending(uint32_t gicr, uint32_t id);
+
+/*
+ * SetPrivateIntSecurity - mark a private (SGI/PPI) interrupt as
+ * security
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - which interrupt to mark
+ *
+ * group - the group for the interrupt
+ *
+ * Returns
+ *
+ *
+ */
+void SetPrivateIntSecurity(uint32_t gicr, uint32_t id, GICIGROUPRBits_t group);
+
+/*
+ * SetPrivateIntSecurityBlock - mark all 32 private (SGI/PPI)
+ * interrupts as security
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * group - the group for the interrupt
+ *
+ * Returns:
+ *
+ *
+ */
+void SetPrivateIntSecurityBlock(uint32_t gicr, GICIGROUPRBits_t group);
+
+#endif /* ndef GICV3_h */
+
+/* EOF GICv3.h */
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_aliases.h b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_aliases.h
new file mode 100644
index 00000000..826ba973
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_aliases.h
@@ -0,0 +1,113 @@
+//
+// Aliases for GICv3 registers
+//
+// Copyright (c) 2016-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef GICV3_ALIASES_H
+#define GICV3_ALIASES_H
+
+#ifndef __clang__
+
+/*
+ * Mapping of MSR and MRS to physical and virtual CPU interface registers
+ *
+ * Arm Generic Interrupt Controller Architecture Specification
+ * GIC architecture version 3.0 and version 4.0
+ * Table 8-5
+ */
+#define ICC_AP0R0_EL1 S3_0_C12_C8_4
+#define ICC_AP0R1_EL1 S3_0_C12_C8_5
+#define ICC_AP0R2_EL1 S3_0_C12_C8_6
+#define ICC_AP0R3_EL1 S3_0_C12_C8_7
+
+#define ICC_AP1R0_EL1 S3_0_C12_C9_0
+#define ICC_AP1R1_EL1 S3_0_C12_C9_1
+#define ICC_AP1R2_EL1 S3_0_C12_C9_2
+#define ICC_AP1R3_EL1 S3_0_C12_C9_3
+
+#define ICC_ASGI1R_EL1 S3_0_C12_C11_6
+
+#define ICC_BPR0_EL1 S3_0_C12_C8_3
+#define ICC_BPR1_EL1 S3_0_C12_C12_3
+
+#define ICC_CTLR_EL1 S3_0_C12_C12_4
+#define ICC_CTLR_EL3 S3_6_C12_C12_4
+
+#define ICC_DIR_EL1 S3_0_C12_C11_1
+
+#define ICC_EOIR0_EL1 S3_0_C12_C8_1
+#define ICC_EOIR1_EL1 S3_0_C12_C12_1
+
+#define ICC_HPPIR0_EL1 S3_0_C12_C8_2
+#define ICC_HPPIR1_EL1 S3_0_C12_C12_2
+
+#define ICC_IAR0_EL1 S3_0_C12_C8_0
+#define ICC_IAR1_EL1 S3_0_C12_C12_0
+
+#define ICC_IGRPEN0_EL1 S3_0_C12_C12_6
+#define ICC_IGRPEN1_EL1 S3_0_C12_C12_7
+#define ICC_IGRPEN1_EL3 S3_6_C12_C12_7
+
+#define ICC_PMR_EL1 S3_0_C4_C6_0
+#define ICC_RPR_EL1 S3_0_C12_C11_3
+
+#define ICC_SGI0R_EL1 S3_0_C12_C11_7
+#define ICC_SGI1R_EL1 S3_0_C12_C11_5
+
+#define ICC_SRE_EL1 S3_0_C12_C12_5
+#define ICC_SRE_EL2 S3_4_C12_C9_5
+#define ICC_SRE_EL3 S3_6_C12_C12_5
+
+/*
+ * Mapping of MSR and MRS to virtual interface control registers
+ *
+ * Arm Generic Interrupt Controller Architecture Specification
+ * GIC architecture version 3.0 and version 4.0
+ * Table 8-6
+ */
+#define ICH_AP0R0_EL2 S3_4_C12_C8_0
+#define ICH_AP0R1_EL2 S3_4_C12_C8_1
+#define ICH_AP0R2_EL2 S3_4_C12_C8_2
+#define ICH_AP0R3_EL2 S3_4_C12_C8_3
+
+#define ICH_AP1R0_EL2 S3_4_C12_C9_0
+#define ICH_AP1R1_EL2 S3_4_C12_C9_1
+#define ICH_AP1R2_EL2 S3_4_C12_C9_2
+#define ICH_AP1R3_EL2 S3_4_C12_C9_3
+
+#define ICH_HCR_EL2 S3_4_C12_C11_0
+
+#define ICH_VTR_EL2 S3_4_C12_C11_1
+
+#define ICH_MISR_EL2 S3_4_C12_C11_2
+
+#define ICH_EISR_EL2 S3_4_C12_C11_3
+
+#define ICH_ELRSR_EL2 S3_4_C12_C11_5
+
+#define ICH_VMCR_EL2 S3_4_C12_C11_7
+
+#define ICH_LR0_EL2 S3_4_C12_C12_0
+#define ICH_LR1_EL2 S3_4_C12_C12_1
+#define ICH_LR2_EL2 S3_4_C12_C12_2
+#define ICH_LR3_EL2 S3_4_C12_C12_3
+#define ICH_LR4_EL2 S3_4_C12_C12_4
+#define ICH_LR5_EL2 S3_4_C12_C12_5
+#define ICH_LR6_EL2 S3_4_C12_C12_6
+#define ICH_LR7_EL2 S3_4_C12_C12_7
+#define ICH_LR8_EL2 S3_4_C12_C13_0
+#define ICH_LR9_EL2 S3_4_C12_C13_1
+#define ICH_LR10_EL2 S3_4_C12_C13_2
+#define ICH_LR11_EL2 S3_4_C12_C13_3
+#define ICH_LR12_EL2 S3_4_C12_C13_4
+#define ICH_LR13_EL2 S3_4_C12_C13_5
+#define ICH_LR14_EL2 S3_4_C12_C13_6
+#define ICH_LR15_EL2 S3_4_C12_C13_7
+
+#endif /* not __clang__ */
+
+#endif /* GICV3_ALIASES */
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_gicc.h b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_gicc.h
new file mode 100644
index 00000000..998d92b5
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_gicc.h
@@ -0,0 +1,254 @@
+/*
+ * GICv3_gicc.h - prototypes and inline functions for GICC system register operations
+ *
+ * Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#ifndef GICV3_gicc_h
+#define GICV3_gicc_h
+
+#include "GICv3_aliases.h"
+
+#define stringify_no_expansion(x) #x
+#define stringify(x) stringify_no_expansion(x)
+
+/**********************************************************************/
+
+typedef enum
+{
+ sreSRE = (1 << 0),
+ sreDFB = (1 << 1),
+ sreDIB = (1 << 2),
+ sreEnable = (1 << 3)
+} ICC_SREBits_t;
+
+static inline void setICC_SRE_EL1(ICC_SREBits_t mode)
+{
+ asm("msr "stringify(ICC_SRE_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_SRE_EL1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_SRE_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_SRE_EL2(ICC_SREBits_t mode)
+{
+ asm("msr "stringify(ICC_SRE_EL2)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_SRE_EL2(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_SRE_EL2)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_SRE_EL3(ICC_SREBits_t mode)
+{
+ asm("msr "stringify(ICC_SRE_EL3)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_SRE_EL3(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_SRE_EL3)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+/**********************************************************************/
+
+typedef enum
+{
+ igrpEnable = (1 << 0),
+ igrpEnableGrp1NS = (1 << 0),
+ igrpEnableGrp1S = (1 << 2)
+} ICC_IGRPBits_t;
+
+static inline void setICC_IGRPEN0_EL1(ICC_IGRPBits_t mode)
+{
+ asm("msr "stringify(ICC_IGRPEN0_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline void setICC_IGRPEN1_EL1(ICC_IGRPBits_t mode)
+{
+ asm("msr "stringify(ICC_IGRPEN1_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline void setICC_IGRPEN1_EL3(ICC_IGRPBits_t mode)
+{
+ asm("msr "stringify(ICC_IGRPEN1_EL3)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+/**********************************************************************/
+
+typedef enum
+{
+ ctlrCBPR = (1 << 0),
+ ctlrCBPR_EL1S = (1 << 0),
+ ctlrEOImode = (1 << 1),
+ ctlrCBPR_EL1NS = (1 << 1),
+ ctlrEOImode_EL3 = (1 << 2),
+ ctlrEOImode_EL1S = (1 << 3),
+ ctlrEOImode_EL1NS = (1 << 4),
+ ctlrRM = (1 << 5),
+ ctlrPMHE = (1 << 6)
+} ICC_CTLRBits_t;
+
+static inline void setICC_CTLR_EL1(ICC_CTLRBits_t mode)
+{
+ asm("msr "stringify(ICC_CTLR_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_CTLR_EL1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_CTLR_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_CTLR_EL3(ICC_CTLRBits_t mode)
+{
+ asm("msr "stringify(ICC_CTLR_EL3)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_CTLR_EL3(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_CTLR_EL3)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+/**********************************************************************/
+
+static inline uint64_t getICC_IAR0(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_IAR0_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline uint64_t getICC_IAR1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_IAR1_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_EOIR0(uint32_t interrupt)
+{
+ asm("msr "stringify(ICC_EOIR0_EL1)", %0\n; isb" :: "r" ((uint64_t)interrupt));
+}
+
+static inline void setICC_EOIR1(uint32_t interrupt)
+{
+ asm("msr "stringify(ICC_EOIR1_EL1)", %0\n; isb" :: "r" ((uint64_t)interrupt));
+}
+
+static inline void setICC_DIR(uint32_t interrupt)
+{
+ asm("msr "stringify(ICC_DIR_EL1)", %0\n; isb" :: "r" ((uint64_t)interrupt));
+}
+
+static inline void setICC_PMR(uint32_t priority)
+{
+ asm("msr "stringify(ICC_PMR_EL1)", %0\n; isb" :: "r" ((uint64_t)priority));
+}
+
+static inline void setICC_BPR0(uint32_t binarypoint)
+{
+ asm("msr "stringify(ICC_BPR0_EL1)", %0\n; isb" :: "r" ((uint64_t)binarypoint));
+}
+
+static inline void setICC_BPR1(uint32_t binarypoint)
+{
+ asm("msr "stringify(ICC_BPR1_EL1)", %0\n; isb" :: "r" ((uint64_t)binarypoint));
+}
+
+static inline uint64_t getICC_BPR0(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_BPR0_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline uint64_t getICC_BPR1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_BPR1_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline uint64_t getICC_RPR(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_RPR_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+/**********************************************************************/
+
+typedef enum
+{
+ sgirIRMTarget = 0,
+ sgirIRMAll = (1ull << 40)
+} ICC_SGIRBits_t;
+
+static inline void setICC_SGI0R(uint8_t aff3, uint8_t aff2,
+ uint8_t aff1, ICC_SGIRBits_t irm,
+ uint16_t targetlist, uint8_t intid)
+{
+ uint64_t packedbits = (((uint64_t)aff3 << 48) | ((uint64_t)aff2 << 32) | \
+ ((uint64_t)aff1 << 16) | irm | targetlist | \
+ ((uint64_t)(intid & 0x0f) << 24));
+
+ asm("msr "stringify(ICC_SGI0R_EL1)", %0\n; isb" :: "r" (packedbits));
+}
+
+static inline void setICC_SGI1R(uint8_t aff3, uint8_t aff2,
+ uint8_t aff1, ICC_SGIRBits_t irm,
+ uint16_t targetlist, uint8_t intid)
+{
+ uint64_t packedbits = (((uint64_t)aff3 << 48) | ((uint64_t)aff2 << 32) | \
+ ((uint64_t)aff1 << 16) | irm | targetlist | \
+ ((uint64_t)(intid & 0x0f) << 24));
+
+ asm("msr "stringify(ICC_SGI1R_EL1)", %0\n; isb" :: "r" (packedbits));
+}
+
+static inline void setICC_ASGI1R(uint8_t aff3, uint8_t aff2,
+ uint8_t aff1, ICC_SGIRBits_t irm,
+ uint16_t targetlist, uint8_t intid)
+{
+ uint64_t packedbits = (((uint64_t)aff3 << 48) | ((uint64_t)aff2 << 32) | \
+ ((uint64_t)aff1 << 16) | irm | targetlist | \
+ ((uint64_t)(intid & 0x0f) << 24));
+
+ asm("msr "stringify(ICC_ASGI1R_EL1)", %0\n; isb" :: "r" (packedbits));
+}
+
+#endif /* ndef GICV3_gicc_h */
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_gicd.c b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_gicd.c
new file mode 100644
index 00000000..2cf1553b
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_gicd.c
@@ -0,0 +1,339 @@
+/*
+ * GICv3_gicd.c - generic driver code for GICv3 distributor
+ *
+ * Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#include
+
+#include "GICv3.h"
+
+typedef struct
+{
+ volatile uint32_t GICD_CTLR; // +0x0000
+ const volatile uint32_t GICD_TYPER; // +0x0004
+ const volatile uint32_t GICD_IIDR; // +0x0008
+
+ const volatile uint32_t padding0; // +0x000c
+
+ volatile uint32_t GICD_STATUSR; // +0x0010
+
+ const volatile uint32_t padding1[3]; // +0x0014
+
+ volatile uint32_t IMP_DEF[8]; // +0x0020
+
+ volatile uint32_t GICD_SETSPI_NSR; // +0x0040
+ const volatile uint32_t padding2; // +0x0044
+ volatile uint32_t GICD_CLRSPI_NSR; // +0x0048
+ const volatile uint32_t padding3; // +0x004c
+ volatile uint32_t GICD_SETSPI_SR; // +0x0050
+ const volatile uint32_t padding4; // +0x0054
+ volatile uint32_t GICD_CLRSPI_SR; // +0x0058
+
+ const volatile uint32_t padding5[3]; // +0x005c
+
+ volatile uint32_t GICD_SEIR; // +0x0068
+
+ const volatile uint32_t padding6[5]; // +0x006c
+
+ volatile uint32_t GICD_IGROUPR[32]; // +0x0080
+
+ volatile uint32_t GICD_ISENABLER[32]; // +0x0100
+ volatile uint32_t GICD_ICENABLER[32]; // +0x0180
+ volatile uint32_t GICD_ISPENDR[32]; // +0x0200
+ volatile uint32_t GICD_ICPENDR[32]; // +0x0280
+ volatile uint32_t GICD_ISACTIVER[32]; // +0x0300
+ volatile uint32_t GICD_ICACTIVER[32]; // +0x0380
+
+ volatile uint8_t GICD_IPRIORITYR[1024]; // +0x0400
+ volatile uint8_t GICD_ITARGETSR[1024]; // +0x0800
+ volatile uint32_t GICD_ICFGR[64]; // +0x0c00
+ volatile uint32_t GICD_IGRPMODR[32]; // +0x0d00
+ const volatile uint32_t padding7[32]; // +0x0d80
+ volatile uint32_t GICD_NSACR[64]; // +0x0e00
+
+ volatile uint32_t GICD_SGIR; // +0x0f00
+
+ const volatile uint32_t padding8[3]; // +0x0f04
+
+ volatile uint32_t GICD_CPENDSGIR[4]; // +0x0f10
+ volatile uint32_t GICD_SPENDSGIR[4]; // +0x0f20
+
+ const volatile uint32_t padding9[52]; // +0x0f30
+ const volatile uint32_t padding10[5120]; // +0x1000
+
+ volatile uint64_t GICD_IROUTER[1024]; // +0x6000
+} GICv3_distributor;
+
+/*
+ * use the scatter file to place GICD
+ */
+static GICv3_distributor __attribute__((section(".bss.distributor"))) gicd;
+
+void ConfigGICD(GICDCTLRFlags_t flags)
+{
+ gicd.GICD_CTLR = flags;
+}
+
+void EnableGICD(GICDCTLRFlags_t flags)
+{
+ gicd.GICD_CTLR |= flags;
+}
+
+void DisableGICD(GICDCTLRFlags_t flags)
+{
+ gicd.GICD_CTLR &= ~flags;
+}
+
+void SyncAREinGICD(GICDCTLRFlags_t flags, uint32_t dosync)
+{
+ if (dosync)
+ {
+ const uint32_t tmask = gicdctlr_ARE_S | gicdctlr_ARE_NS;
+ const uint32_t tval = flags & tmask;
+
+ while ((gicd.GICD_CTLR & tmask) != tval)
+ continue;
+ }
+ else
+ gicd.GICD_CTLR = flags;
+}
+
+void EnableSPI(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ISENABLER has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ISENABLER);
+ id &= 32 - 1;
+
+ gicd.GICD_ISENABLER[bank] = 1 << id;
+
+ return;
+}
+
+void DisableSPI(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ISENABLER has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ICENABLER);
+ id &= 32 - 1;
+
+ gicd.GICD_ICENABLER[bank] = 1 << id;
+
+ return;
+}
+
+void SetSPIPriority(uint32_t id, uint32_t priority)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IPRIORITYR);
+
+ gicd.GICD_IPRIORITYR[bank] = priority;
+}
+
+uint32_t GetSPIPriority(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IPRIORITYR);
+
+ return (uint32_t)(gicd.GICD_IPRIORITYR[bank]);
+}
+
+void SetSPIRoute(uint32_t id, uint64_t affinity, GICDIROUTERBits_t mode)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IROUTER has one doubleword-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IROUTER);
+
+ gicd.GICD_IROUTER[bank] = affinity | (uint64_t)mode;
+}
+
+uint64_t GetSPIRoute(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IROUTER has one doubleword-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IROUTER);
+
+ return gicd.GICD_IROUTER[bank];
+}
+
+void SetSPITarget(uint32_t id, uint32_t target)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ITARGETSR has one byte-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_ITARGETSR);
+
+ gicd.GICD_ITARGETSR[bank] = target;
+}
+
+uint32_t GetSPITarget(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ITARGETSR has one byte-wide entry per interrupt
+ */
+ /*
+ * GICD_ITARGETSR has 4 interrupts per register, i.e. 8-bits of
+ * target bitmap per register
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_ITARGETSR);
+
+ return (uint32_t)(gicd.GICD_ITARGETSR[bank]);
+}
+
+void ConfigureSPI(uint32_t id, GICDICFGRBits_t config)
+{
+ uint32_t bank, tmp;
+
+ /*
+ * GICD_ICFGR has 16 interrupts per register, i.e. 2-bits of
+ * configuration per register
+ */
+ bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR);
+ config &= 3;
+
+ id = (id & 0xf) << 1;
+
+ tmp = gicd.GICD_ICFGR[bank];
+ tmp &= ~(3 << id);
+ tmp |= config << id;
+ gicd.GICD_ICFGR[bank] = tmp;
+}
+
+void SetSPIPending(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ISPENDR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ISPENDR);
+ id &= 0x1f;
+
+ gicd.GICD_ISPENDR[bank] = 1 << id;
+}
+
+void ClearSPIPending(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ICPENDR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ICPENDR);
+ id &= 0x1f;
+
+ gicd.GICD_ICPENDR[bank] = 1 << id;
+}
+
+uint32_t GetSPIPending(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ICPENDR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ICPENDR);
+ id &= 0x1f;
+
+ return (gicd.GICD_ICPENDR[bank] >> id) & 1;
+}
+
+void SetSPISecurity(uint32_t id, GICIGROUPRBits_t group)
+{
+ uint32_t bank, groupmod;
+
+ /*
+ * GICD_IGROUPR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_IGROUPR);
+ id &= 0x1f;
+
+ /*
+ * the single group argument is split into two separate
+ * registers, so filter out and remove the (new to gicv3)
+ * group modifier bit
+ */
+ groupmod = (group >> 1) & 1;
+ group &= 1;
+
+ /*
+ * either set or clear the Group bit for the interrupt as appropriate
+ */
+ if (group)
+ gicd.GICD_IGROUPR[bank] |= 1 << id;
+ else
+ gicd.GICD_IGROUPR[bank] &= ~(1 << id);
+
+ /*
+ * now deal with groupmod
+ */
+ if (groupmod)
+ gicd.GICD_IGRPMODR[bank] |= 1 << id;
+ else
+ gicd.GICD_IGRPMODR[bank] &= ~(1 << id);
+}
+
+void SetSPISecurityBlock(uint32_t block, GICIGROUPRBits_t group)
+{
+ uint32_t groupmod;
+ const uint32_t nbits = (sizeof group * 8) - 1;
+
+ /*
+ * GICD_IGROUPR has 32 interrupts per register
+ */
+ block &= RANGE_LIMIT(gicd.GICD_IGROUPR);
+
+ /*
+ * get each bit of group config duplicated over all 32-bits in a word
+ */
+ groupmod = (uint32_t)(((int32_t)group << (nbits - 1)) >> 31);
+ group = (uint32_t)(((int32_t)group << nbits) >> 31);
+
+ /*
+ * set the security state for this block of SPIs
+ */
+ gicd.GICD_IGROUPR[block] = group;
+ gicd.GICD_IGRPMODR[block] = groupmod;
+}
+
+void SetSPISecurityAll(GICIGROUPRBits_t group)
+{
+ uint32_t block;
+
+ /*
+ * GICD_TYPER.ITLinesNumber gives (No. SPIS / 32) - 1, and we
+ * want to iterate over all blocks excluding 0 (which are the
+ * SGI/PPI interrupts, and not relevant here)
+ */
+ for (block = (gicd.GICD_TYPER & ((1 << 5) - 1)); block > 0; --block)
+ SetSPISecurityBlock(block, group);
+}
+
+/* EOF GICv3_gicd.c */
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_gicr.c b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_gicr.c
new file mode 100644
index 00000000..d91aeb27
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/GICv3_gicr.c
@@ -0,0 +1,308 @@
+/*
+ * GICv3_gicr.c - generic driver code for GICv3 redistributor
+ *
+ * Copyright (c) 2014-2019 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#include "GICv3.h"
+
+/*
+ * physical LPI Redistributor register map
+ */
+typedef struct
+{
+ volatile uint32_t GICR_CTLR; // +0x0000 - RW - Redistributor Control Register
+ const volatile uint32_t GICR_IIDR; // +0x0004 - RO - Implementer Identification Register
+ const volatile uint32_t GICR_TYPER[2]; // +0x0008 - RO - Redistributor Type Register
+ volatile uint32_t GICR_STATUSR; // +0x0010 - RW - Error Reporting Status Register, optional
+ volatile uint32_t GICR_WAKER; // +0x0014 - RW - Redistributor Wake Register
+ const volatile uint32_t padding1[2]; // +0x0018 - RESERVED
+#ifndef USE_GIC600
+ volatile uint32_t IMPDEF1[8]; // +0x0020 - ?? - IMPLEMENTATION DEFINED
+#else
+ volatile uint32_t GICR_FCTLR; // +0x0020 - RW - Function Control Register
+ volatile uint32_t GICR_PWRR; // +0x0024 - RW - Power Management Control Register
+ volatile uint32_t GICR_CLASS; // +0x0028 - RW - Class Register
+ const volatile uint32_t padding2[5]; // +0x002C - RESERVED
+#endif
+ volatile uint64_t GICR_SETLPIR; // +0x0040 - WO - Set LPI Pending Register
+ volatile uint64_t GICR_CLRLPIR; // +0x0048 - WO - Clear LPI Pending Register
+ const volatile uint32_t padding3[8]; // +0x0050 - RESERVED
+ volatile uint64_t GICR_PROPBASER; // +0x0070 - RW - Redistributor Properties Base Address Register
+ volatile uint64_t GICR_PENDBASER; // +0x0078 - RW - Redistributor LPI Pending Table Base Address Register
+ const volatile uint32_t padding4[8]; // +0x0080 - RESERVED
+ volatile uint64_t GICR_INVLPIR; // +0x00A0 - WO - Redistributor Invalidate LPI Register
+ const volatile uint32_t padding5[2]; // +0x00A8 - RESERVED
+ volatile uint64_t GICR_INVALLR; // +0x00B0 - WO - Redistributor Invalidate All Register
+ const volatile uint32_t padding6[2]; // +0x00B8 - RESERVED
+ volatile uint64_t GICR_SYNCR; // +0x00C0 - RO - Redistributor Synchronize Register
+ const volatile uint32_t padding7[2]; // +0x00C8 - RESERVED
+ const volatile uint32_t padding8[12]; // +0x00D0 - RESERVED
+ volatile uint64_t IMPDEF2; // +0x0100 - WO - IMPLEMENTATION DEFINED
+ const volatile uint32_t padding9[2]; // +0x0108 - RESERVED
+ volatile uint64_t IMPDEF3; // +0x0110 - WO - IMPLEMENTATION DEFINED
+ const volatile uint32_t padding10[2]; // +0x0118 - RESERVED
+} GICv3_redistributor_RD;
+
+/*
+ * SGI and PPI Redistributor register map
+ */
+typedef struct
+{
+ const volatile uint32_t padding1[32]; // +0x0000 - RESERVED
+ volatile uint32_t GICR_IGROUPR0; // +0x0080 - RW - Interrupt Group Registers (Security Registers in GICv1)
+ const volatile uint32_t padding2[31]; // +0x0084 - RESERVED
+ volatile uint32_t GICR_ISENABLER; // +0x0100 - RW - Interrupt Set-Enable Registers
+ const volatile uint32_t padding3[31]; // +0x0104 - RESERVED
+ volatile uint32_t GICR_ICENABLER; // +0x0180 - RW - Interrupt Clear-Enable Registers
+ const volatile uint32_t padding4[31]; // +0x0184 - RESERVED
+ volatile uint32_t GICR_ISPENDR; // +0x0200 - RW - Interrupt Set-Pending Registers
+ const volatile uint32_t padding5[31]; // +0x0204 - RESERVED
+ volatile uint32_t GICR_ICPENDR; // +0x0280 - RW - Interrupt Clear-Pending Registers
+ const volatile uint32_t padding6[31]; // +0x0284 - RESERVED
+ volatile uint32_t GICR_ISACTIVER; // +0x0300 - RW - Interrupt Set-Active Register
+ const volatile uint32_t padding7[31]; // +0x0304 - RESERVED
+ volatile uint32_t GICR_ICACTIVER; // +0x0380 - RW - Interrupt Clear-Active Register
+ const volatile uint32_t padding8[31]; // +0x0184 - RESERVED
+ volatile uint8_t GICR_IPRIORITYR[32]; // +0x0400 - RW - Interrupt Priority Registers
+ const volatile uint32_t padding9[504]; // +0x0420 - RESERVED
+ volatile uint32_t GICR_ICnoFGR[2]; // +0x0C00 - RW - Interrupt Configuration Registers
+ const volatile uint32_t padding10[62]; // +0x0C08 - RESERVED
+ volatile uint32_t GICR_IGRPMODR0; // +0x0D00 - RW - ????
+ const volatile uint32_t padding11[63]; // +0x0D04 - RESERVED
+ volatile uint32_t GICR_NSACR; // +0x0E00 - RW - Non-Secure Access Control Register
+} GICv3_redistributor_SGI;
+
+/*
+ * We have a multiplicity of GIC Redistributors; on the GIC-AEM and
+ * GIC-500 they are arranged as one 128KB region per redistributor: one
+ * 64KB page of GICR LPI registers, and one 64KB page of GICR Private
+ * Int registers
+ */
+typedef struct
+{
+ union
+ {
+ GICv3_redistributor_RD RD_base;
+ uint8_t padding[64 * 1024];
+ } RDblock;
+
+ union
+ {
+ GICv3_redistributor_SGI SGI_base;
+ uint8_t padding[64 * 1024];
+ } SGIblock;
+} GICv3_GICR;
+
+/*
+ * use the scatter file to place GIC Redistributor base address
+ *
+ * although this code doesn't know how many Redistributor banks
+ * a particular system will have, we declare gicrbase as an array
+ * to avoid unwanted compiler optimisations when calculating the
+ * base of a particular Redistributor bank
+ */
+static const GICv3_GICR gicrbase[2] __attribute__((section (".bss.redistributor")));
+
+/**********************************************************************/
+
+/*
+ * utility functions to calculate base of a particular
+ * Redistributor bank
+ */
+
+static inline GICv3_redistributor_RD *const getgicrRD(uint32_t gicr)
+{
+ GICv3_GICR *const arraybase = (GICv3_GICR *const)&gicrbase;
+
+ return &((arraybase + gicr)->RDblock.RD_base);
+}
+
+static inline GICv3_redistributor_SGI *const getgicrSGI(uint32_t gicr)
+{
+ GICv3_GICR *arraybase = (GICv3_GICR *)(&gicrbase);
+
+ return &(arraybase[gicr].SGIblock.SGI_base);
+}
+
+/**********************************************************************/
+
+// This function walks a block of RDs to find one with the matching affinity
+uint32_t GetGICR(uint32_t affinity)
+{
+ GICv3_redistributor_RD* gicr;
+ uint32_t index = 0;
+
+ do
+ {
+ gicr = getgicrRD(index);
+ if (gicr->GICR_TYPER[1] == affinity)
+ return index;
+
+ index++;
+ }
+ while((gicr->GICR_TYPER[0] & (1<<4)) == 0); // Keep looking until GICR_TYPER.Last reports no more RDs in block
+
+ return 0xFFFFFFFF; // return -1 to signal not RD found
+}
+
+void WakeupGICR(uint32_t gicr)
+{
+ GICv3_redistributor_RD *const gicrRD = getgicrRD(gicr);
+#ifdef USE_GIC600
+ //Power up Re-distributor for GIC-600
+ gicrRD->GICR_PWRR = 0x2;
+#endif
+
+ /*
+ * step 1 - ensure GICR_WAKER.ProcessorSleep is off
+ */
+ gicrRD->GICR_WAKER &= ~gicrwaker_ProcessorSleep;
+
+ /*
+ * step 2 - wait for children asleep to be cleared
+ */
+ while ((gicrRD->GICR_WAKER & gicrwaker_ChildrenAsleep) != 0)
+ continue;
+
+ /*
+ * OK, GICR is go
+ */
+ return;
+}
+
+void EnablePrivateInt(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ id &= 0x1f;
+
+ gicrSGI->GICR_ISENABLER = 1 << id;
+}
+
+void DisablePrivateInt(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ id &= 0x1f;
+
+ gicrSGI->GICR_ICENABLER = 1 << id;
+}
+
+void SetPrivateIntPriority(uint32_t gicr, uint32_t id, uint32_t priority)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ id &= RANGE_LIMIT(gicrSGI->GICR_IPRIORITYR);
+
+ gicrSGI->GICR_IPRIORITYR[id] = priority;
+}
+
+uint32_t GetPrivateIntPriority(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ id &= RANGE_LIMIT(gicrSGI->GICR_IPRIORITYR);
+
+ return (uint32_t)(gicrSGI->GICR_IPRIORITYR[id]);
+}
+
+void SetPrivateIntPending(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICR_ISPENDR is one 32-bit register
+ */
+ id &= 0x1f;
+
+ gicrSGI->GICR_ISPENDR = 1 << id;
+}
+
+void ClearPrivateIntPending(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICR_ICPENDR is one 32-bit register
+ */
+ id &= 0x1f;
+
+ gicrSGI->GICR_ICPENDR = 1 << id;
+}
+
+uint32_t GetPrivateIntPending(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICR_ISPENDR is one 32-bit register
+ */
+ id &= 0x1f;
+
+ return (gicrSGI->GICR_ISPENDR >> id) & 0x01;
+}
+
+void SetPrivateIntSecurity(uint32_t gicr, uint32_t id, GICIGROUPRBits_t group)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+ uint32_t groupmod;
+
+ /*
+ * GICR_IGROUPR0 is one 32-bit register
+ */
+ id &= 0x1f;
+
+ /*
+ * the single group argument is split into two separate
+ * registers, so filter out and remove the (new to gicv3)
+ * group modifier bit
+ */
+ groupmod = (group >> 1) & 1;
+ group &= 1;
+
+ /*
+ * either set or clear the Group bit for the interrupt as appropriate
+ */
+ if (group)
+ gicrSGI->GICR_IGROUPR0 |= 1 << id;
+ else
+ gicrSGI->GICR_IGROUPR0 &= ~(1 << id);
+
+ /*
+ * now deal with groupmod
+ */
+ if (groupmod)
+ gicrSGI->GICR_IGRPMODR0 |= 1 << id;
+ else
+ gicrSGI->GICR_IGRPMODR0 &= ~(1 << id);
+}
+
+void SetPrivateIntSecurityBlock(uint32_t gicr, GICIGROUPRBits_t group)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+ const uint32_t nbits = (sizeof group * 8) - 1;
+ uint32_t groupmod;
+
+ /*
+ * get each bit of group config duplicated over all 32-bits
+ */
+ groupmod = (uint32_t)(((int32_t)group << (nbits - 1)) >> 31);
+ group = (uint32_t)(((int32_t)group << nbits) >> 31);
+
+ /*
+ * set the security state for this block of SPIs
+ */
+ gicrSGI->GICR_IGROUPR0 = group;
+ gicrSGI->GICR_IGRPMODR0 = groupmod;
+}
+
+/* EOF GICv3_gicr.c */
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/MP_Mutexes.S b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/MP_Mutexes.S
new file mode 100644
index 00000000..c787c3f5
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/MP_Mutexes.S
@@ -0,0 +1,133 @@
+//
+// Armv8-A AArch64 - Basic Mutex Example
+// Includes the option (USE_LSE_ATOMIC) to use Large System Extension (LSE) atomics introduced in Armv8.1-A
+//
+// Copyright (c) 2012-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+
+ .text
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+
+ .global _mutex_initialize
+ .global _mutex_acquire
+ .global _mutex_release
+
+//
+// These routines implement the mutex management functions required for running
+// the Arm C library in a multi-threaded environment.
+//
+// They use a value of 0 to represent an unlocked mutex, and 1 for a locked mutex
+//
+// **********************************************************************
+//
+
+ .type _mutex_initialize, "function"
+ .cfi_startproc
+_mutex_initialize:
+
+ //
+ // mark the mutex as unlocked
+ //
+ mov w1, #0
+ str w1, [x0]
+
+ //
+ // we are running multi-threaded, so set a non-zero return
+ // value (function prototype says use 1)
+ //
+ mov w0, #1
+ ret
+ .cfi_endproc
+
+#if !defined(USE_LSE_ATOMIC)
+
+ .type _mutex_acquire, "function"
+ .cfi_startproc
+_mutex_acquire:
+
+ //
+ // send ourselves an event, so we don't stick on the wfe at the
+ // top of the loop
+ //
+ sevl
+
+ //
+ // wait until the mutex is available
+ //
+loop:
+ wfe
+ ldaxr w1, [x0]
+ cbnz w1, loop
+
+ //
+ // mutex is (at least, it was) available - try to claim it
+ //
+ mov w1, #1
+ stxr w2, w1, [x0]
+ cbnz w2, loop
+
+ //
+ // OK, we have the mutex, our work is done here
+ //
+ ret
+ .cfi_endproc
+
+
+ .type _mutex_release, "function"
+ .cfi_startproc
+_mutex_release:
+
+ mov w1, #0
+ stlr w1, [x0]
+ ret
+ .cfi_endproc
+
+#else // LSE version
+
+ .type _mutex_acquire, "function"
+ .cfi_startproc
+_mutex_acquire:
+ // This uses a "ticket lock". The lock is stored as a 32-bit value:
+ // - the upper 16-bits record the thread's ticket number ("take a ticket")
+ // - the lower 16-bits record the ticket being served ("now serving")
+
+ // atomically load then increment the thread's ticket number ("take a ticket")
+ mov w3, #(1 << 16)
+ ldadda w3, w1, [x0]
+
+ // is the ticket now being served?
+ eor w2, w1, w1, ror #16
+ cbz w2, loop_exit
+
+ // no, so wait for the ticket to be served
+
+ // send a local event to avoid missing an unlock before the exclusive load
+ sevl
+
+loop:
+ wfe
+ ldaxrh w3, [x0]
+ eor w2, w3, w1, lsr #16
+ cbnz w2, loop
+
+ //
+ // OK, we have the mutex, our work is done here
+ //
+loop_exit:
+ ret
+ .cfi_endproc
+
+
+ .type _mutex_release, "function"
+ .cfi_startproc
+_mutex_release:
+ mov w1, #1
+ staddlh w1, [x0]
+ ret
+ .cfi_endproc
+#endif
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/MP_Mutexes.h b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/MP_Mutexes.h
new file mode 100644
index 00000000..ec1a1d28
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/MP_Mutexes.h
@@ -0,0 +1,66 @@
+/*
+ * Armv8-A AArch64 - Basic Mutex Example
+ *
+ * Copyright (c) 2012-2014 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#ifndef MP_MUTEX_H
+#define MP_MUTEX_H
+
+/*
+ * The Arm C library calls-out to these functions to manage multithreading.
+ * They can also be called by user application code.
+ *
+ * Mutex type is specified by the Arm C library
+ *
+ * Declare function prototypes for libc mutex routines
+ */
+typedef signed int *mutex;
+
+/*
+ * int _mutex_initialize(mutex *m)
+ *
+ * Inputs
+ * mutex *m - pointer to the 32-bit word associated with the mutex
+ *
+ * Returns
+ * 0 - application is non-threaded
+ * 1 - application is threaded
+ * The C library uses the return result to indicate whether it is being used in a multithreaded environment.
+ */
+int _mutex_initialize(mutex *m);
+
+/*
+ * void _mutex_acquire(mutex *m)
+ *
+ * Inputs
+ * mutex *m - pointer to the 32-bit word associated with the mutex
+ *
+ * Returns
+ *
+ *
+ * Side Effects
+ * Routine does not return until the mutex has been claimed. A load-acquire
+ * is used to guarantee that the mutex claim is properly ordered with
+ * respect to any accesses to the resource protected by the mutex
+ */
+void _mutex_acquire(mutex *m);
+
+/*
+ * void _mutex_release(mutex *m)
+ *
+ * Inputs
+ * mutex *m - pointer to the 32-bit word associated with the mutex
+ *
+ * Returns
+ *
+ *
+ * Side Effects
+ * A store-release is used to guarantee that the mutex release is properly
+ * ordered with respect any accesses to the resource protected by the mutex
+ */
+void _mutex_release(mutex *m);
+
+#endif
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/PPM_AEM.h b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/PPM_AEM.h
new file mode 100644
index 00000000..f7501eeb
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/PPM_AEM.h
@@ -0,0 +1,66 @@
+//
+// Private Peripheral Map for the v8 Architecture Envelope Model
+//
+// Copyright (c) 2012-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef PPM_AEM_H
+#define PPM_AEM_H
+
+//
+// Distributor layout
+//
+#define GICD_CTLR 0x0000
+#define GICD_TYPER 0x0004
+#define GICD_IIDR 0x0008
+#define GICD_IGROUP 0x0080
+#define GICD_ISENABLE 0x0100
+#define GICD_ICENABLE 0x0180
+#define GICD_ISPEND 0x0200
+#define GICD_ICPEND 0x0280
+#define GICD_ISACTIVE 0x0300
+#define GICD_ICACTIVE 0x0380
+#define GICD_IPRIORITY 0x0400
+#define GICD_ITARGETS 0x0800
+#define GICD_ICFG 0x0c00
+#define GICD_PPISR 0x0d00
+#define GICD_SPISR 0x0d04
+#define GICD_SGIR 0x0f00
+#define GICD_CPENDSGI 0x0f10
+#define GICD_SPENDSGI 0x0f20
+#define GICD_PIDR4 0x0fd0
+#define GICD_PIDR5 0x0fd4
+#define GICD_PIDR6 0x0fd8
+#define GICD_PIDR7 0x0fdc
+#define GICD_PIDR0 0x0fe0
+#define GICD_PIDR1 0x0fe4
+#define GICD_PIDR2 0x0fe8
+#define GICD_PIDR3 0x0fec
+#define GICD_CIDR0 0x0ff0
+#define GICD_CIDR1 0x0ff4
+#define GICD_CIDR2 0x0ff8
+#define GICD_CIDR3 0x0ffc
+
+//
+// CPU Interface layout
+//
+#define GICC_CTLR 0x0000
+#define GICC_PMR 0x0004
+#define GICC_BPR 0x0008
+#define GICC_IAR 0x000c
+#define GICC_EOIR 0x0010
+#define GICC_RPR 0x0014
+#define GICC_HPPIR 0x0018
+#define GICC_ABPR 0x001c
+#define GICC_AIAR 0x0020
+#define GICC_AEOIR 0x0024
+#define GICC_AHPPIR 0x0028
+#define GICC_APR0 0x00d0
+#define GICC_NSAPR0 0x00e0
+#define GICC_IIDR 0x00fc
+#define GICC_DIR 0x1000
+
+#endif // PPM_AEM_H
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.launch b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.launch
new file mode 100644
index 00000000..4aff966d
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.launch
@@ -0,0 +1,325 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.scat b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.scat
new file mode 100644
index 00000000..e5783c7c
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sample_threadx.scat
@@ -0,0 +1,103 @@
+;********************************************************
+; Scatter file for Armv8-A Startup code on FVP Base model
+; Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+; Use, modification and redistribution of this file is subject to your possession of a
+; valid End User License Agreement for the Arm Product of which these examples are part of
+; and your compliance with all applicable terms and conditions of such licence agreement.
+;********************************************************
+
+LOAD 0x80000000
+{
+ EXEC +0
+ {
+ startup.o (StartUp, +FIRST)
+ * (+RO, +RW, +ZI)
+ }
+
+ ;
+ ; App stacks for all CPUs
+ ; All stacks and heap are aligned to a cache-line boundary
+ ;
+ ARM_LIB_STACK +0 ALIGN 64 EMPTY 8 * 0x4000 {}
+
+ ;
+ ; Separate heap - import symbol __use_two_region_memory
+ ; in source code for this to work correctly
+ ;
+ ARM_LIB_HEAP +0 ALIGN 64 EMPTY 0xA0000 {}
+
+ ;
+ ; Handler stacks for all CPUs
+ ; All stacks and heap are aligned to a cache-line boundary
+ ;
+ HANDLER_STACK +0 ALIGN 64 EMPTY 4 * 0x4000 {}
+
+ ;
+ ; Stacks for EL3
+ ;
+ EL3_STACKS +0 ALIGN 64 EMPTY 8 * 0x1000 {}
+ ;
+ ; Strictly speaking, the L1 tables do not need to
+ ; be so strongly aligned, but no matter
+ ;
+ TTB0_L1 +0 ALIGN 4096 EMPTY 0x1000 {}
+
+ ;
+ ; Various sets of L2 tables
+ ;
+ ; Alignment is 4KB, since the code uses a 4K page
+ ; granularity - larger granularities would require
+ ; correspondingly stricter alignment
+ ;
+ TTB0_L2_RAM +0 ALIGN 4096 EMPTY 0x1000 {}
+
+ TTB0_L2_PRIVATE +0 ALIGN 4096 EMPTY 0x1000 {}
+
+ TTB0_L2_PERIPH +0 ALIGN 4096 EMPTY 0x1000 {}
+
+ ;
+ ; The startup code uses the end of this region to calculate
+ ; the top of memory - do not place any RAM regions after it
+ ;
+ TOP_OF_RAM +0 EMPTY 4 {}
+
+ ;
+ ; CS3 Peripherals is a 64MB region from 0x1c000000
+ ; that includes the following:
+ ; System Registers at 0x1C010000
+ ; UART0 (PL011) at 0x1C090000
+ ; Color LCD Controller (PL111) at 0x1C1F0000
+ ; plus a number of others.
+ ; CS3_PERIPHERALS is used by the startup code for page-table generation
+ ; This region is not truly empty, but we have no
+ ; predefined objects that live within it
+ ;
+ CS3_PERIPHERALS 0x1c000000 EMPTY 0x90000 {}
+
+ ;
+ ; Place the UART peripheral registers data structure
+ ; This is only really needed if USE_SERIAL_PORT is defined, but
+ ; the linker will remove unused sections if not needed
+; PL011 0x1c090000 UNINIT 0x1000
+; {
+; uart.o (+ZI)
+; }
+ ; Note that some other CS3_PERIPHERALS follow this
+
+ ;
+ ; GICv3 distributor
+ ;
+ GICD 0x2f000000 UNINIT 0x8000
+ {
+ GICv3_gicd.o (.bss.distributor)
+ }
+
+ ;
+ ; GICv3 redistributors
+ ; 128KB for each redistributor in the system
+ ;
+ GICR 0x2f100000 UNINIT 0x80000
+ {
+ GICv3_gicr.o (.bss.redistributor)
+ }
+}
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sp804_timer.c b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sp804_timer.c
new file mode 100644
index 00000000..c2ce6faa
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sp804_timer.c
@@ -0,0 +1,122 @@
+// ------------------------------------------------------------
+// SP804 Dual Timer
+//
+// Copyright (c) 2009-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#include "sp804_timer.h"
+
+#define TIMER_SP804_CTRL_TIMEREN (1 << 7)
+#define TIMER_SP804_CTRL_TIMERMODE (1 << 6) // Bit 6:
+#define TIMER_SP804_CTRL_INTENABLE (1 << 5)
+#define TIMER_SP804_CTRL_TIMERSIZE (1 << 1) // Bit 1: 0=16-bit, 1=32-bit
+#define TIMER_SP804_CTRL_ONESHOT (1 << 0) // Bit 0: 0=wrapping, 1=one-shot
+
+#define TIMER_SP804_CTRL_PRESCALE_1 (0 << 2) // clk/1
+#define TIMER_SP804_CTRL_PRESCALE_4 (1 << 2) // clk/4
+#define TIMER_SP804_CTRL_PRESCALE_8 (2 << 2) // clk/8
+
+struct sp804_timer
+{
+ volatile uint32_t Time1Load; // +0x00
+ const volatile uint32_t Time1Value; // +0x04 - RO
+ volatile uint32_t Timer1Control; // +0x08
+ volatile uint32_t Timer1IntClr; // +0x0C - WO
+ const volatile uint32_t Timer1RIS; // +0x10 - RO
+ const volatile uint32_t Timer1MIS; // +0x14 - RO
+ volatile uint32_t Timer1BGLoad; // +0x18
+
+ volatile uint32_t Time2Load; // +0x20
+ volatile uint32_t Time2Value; // +0x24
+ volatile uint8_t Timer2Control; // +0x28
+ volatile uint32_t Timer2IntClr; // +0x2C - WO
+ const volatile uint32_t Timer2RIS; // +0x30 - RO
+ const volatile uint32_t Timer2MIS; // +0x34 - RO
+ volatile uint32_t Timer2BGLoad; // +0x38
+
+ // Not including ID registers
+
+};
+
+// Instance of the dual timer, will be placed using the scatter file
+struct sp804_timer* dual_timer;
+
+
+// Set base address of timer
+// address - virtual address of SP804 timer
+void setTimerBaseAddress(uint64_t address)
+{
+ dual_timer = (struct sp804_timer*)address;
+ return;
+}
+
+
+// Sets up the private timer
+// load_value - Initial value of timer
+// auto_reload - Periodic (SP804_AUTORELOAD) or one shot (SP804_SINGLESHOT)
+// interrupt - Whether to generate an interrupt
+void initTimer(uint32_t load_value, uint32_t auto_reload, uint32_t interrupt)
+{
+ uint32_t tmp = 0;
+
+ dual_timer->Time1Load = load_value;
+
+ // Fixed setting: 32-bit, no prescaling
+ tmp = TIMER_SP804_CTRL_TIMERSIZE | TIMER_SP804_CTRL_PRESCALE_1 | TIMER_SP804_CTRL_TIMERMODE;
+
+ // Settings from parameters: interrupt generation & reload
+ tmp = tmp | interrupt | auto_reload;
+
+ // Write control register
+ dual_timer->Timer1Control = tmp;
+
+ return;
+}
+
+
+// Starts the timer
+void startTimer(void)
+{
+ uint32_t tmp;
+
+ tmp = dual_timer->Timer1Control;
+ tmp = tmp | TIMER_SP804_CTRL_TIMEREN; // Set TimerEn (bit 7)
+ dual_timer->Timer1Control = tmp;
+
+ return;
+}
+
+
+// Stops the timer
+void stopTimer(void)
+{
+ uint32_t tmp;
+
+ tmp = dual_timer->Timer1Control;
+ tmp = tmp & ~TIMER_SP804_CTRL_TIMEREN; // Clear TimerEn (bit 7)
+ dual_timer->Timer1Control = tmp;
+
+ return;
+}
+
+
+// Returns the current timer count
+uint32_t getTimerCount(void)
+{
+ return dual_timer->Time1Value;
+}
+
+
+void clearTimerIrq(void)
+{
+ // A write to this register, of any value, clears the interrupt
+ dual_timer->Timer1IntClr = 1;
+}
+
+
+// ------------------------------------------------------------
+// End of sp804_timer.c
+// ------------------------------------------------------------
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sp804_timer.h b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sp804_timer.h
new file mode 100644
index 00000000..4d423904
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/sp804_timer.h
@@ -0,0 +1,53 @@
+// ------------------------------------------------------------
+// SP804 Dual Timer
+// Header Filer
+//
+// Copyright (c) 2009-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#ifndef _SP804_TIMER_
+#define _SP804_TIMER_
+
+#include
+
+// Set base address of timer
+// address - virtual address of SP804 timer
+void setTimerBaseAddress(uint64_t address);
+
+
+// Sets up the private timer
+// load_value - Initial value of timer
+// auto_reload - Periodic (SP804_AUTORELOAD) or one shot (SP804_SINGLESHOT)
+// interrupt - Whether to generate an interrupt
+
+#define SP804_AUTORELOAD (0)
+#define SP804_SINGLESHOT (1)
+#define SP804_GENERATE_IRQ (1 << 5)
+#define SP804_NO_IRQ (0)
+
+void initTimer(uint32_t load_value, uint32_t auto_reload, uint32_t interrupt);
+
+
+// Starts the timer
+void startTimer(void);
+
+
+// Stops the timer
+void stopTimer(void);
+
+
+// Returns the current timer count
+uint32_t getTimerCount(void);
+
+
+// Clears the timer interrupt
+void clearTimerIrq(void);
+
+#endif
+
+// ------------------------------------------------------------
+// End of sp804_timer.h
+// ------------------------------------------------------------
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/startup.S b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/startup.S
new file mode 100644
index 00000000..3952a200
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/startup.S
@@ -0,0 +1,779 @@
+// ------------------------------------------------------------
+// Armv8-A MPCore EL3 AArch64 Startup Code
+//
+// Basic Vectors, MMU, caches and GICv3 initialization
+//
+// Exits in EL1 AArch64
+//
+// Copyright (c) 2014-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#include "v8_mmu.h"
+#include "v8_system.h"
+#include "GICv3_aliases.h"
+
+ .section StartUp, "ax"
+ .balign 4
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+ .global el1_vectors
+ .global el2_vectors
+ .global el3_vectors
+
+ .global InvalidateUDCaches
+ .global ZeroBlock
+
+ .global SetPrivateIntSecurityBlock
+ .global SetSPISecurityAll
+ .global SetPrivateIntPriority
+
+ .global GetGICR
+ .global WakeupGICR
+ .global SyncAREinGICD
+ .global EnableGICD
+ .global EnablePrivateInt
+ .global GetPrivateIntPending
+ .global ClearPrivateIntPending
+
+ .global __main
+ //.global MainApp
+
+ .global Image$$EXEC$$RO$$Base
+ .global Image$$TTB0_L1$$ZI$$Base
+ .global Image$$TTB0_L2_RAM$$ZI$$Base
+ .global Image$$TTB0_L2_PERIPH$$ZI$$Base
+ .global Image$$TOP_OF_RAM$$ZI$$Base
+ .global Image$$GICD$$ZI$$Base
+ .global Image$$ARM_LIB_STACK$$ZI$$Limit
+ .global Image$$EL3_STACKS$$ZI$$Limit
+ .global Image$$CS3_PERIPHERALS$$ZI$$Base
+ // use separate stack and heap, as anticipated by scatter.scat
+ .global __use_two_region_memory
+
+
+// ------------------------------------------------------------
+
+ .global start64
+ .type start64, "function"
+start64:
+
+ //
+ // program the VBARs
+ //
+ ldr x1, =el1_vectors
+ msr VBAR_EL1, x1
+
+ ldr x1, =el2_vectors
+ msr VBAR_EL2, x1
+
+ ldr x1, =el3_vectors
+ msr VBAR_EL3, x1
+
+
+ // GIC-500 comes out of reset in GICv2 compatibility mode - first set
+ // system register enables for all relevant exception levels, and
+ // select GICv3 operating mode
+ //
+ msr SCR_EL3, xzr // Ensure NS bit is initially clear, so secure copy of ICC_SRE_EL1 can be configured
+ isb
+
+ mov x0, #15
+ msr ICC_SRE_EL3, x0
+ isb
+ msr ICC_SRE_EL1, x0 // Secure copy of ICC_SRE_EL1
+
+ //
+ // set lower exception levels as non-secure, with no access
+ // back to EL2 or EL3, and are AArch64 capable
+ //
+ mov x3, #(SCR_EL3_RW | \
+ SCR_EL3_SMD | \
+ SCR_EL3_NS) // Set NS bit, to access Non-secure registers
+ msr SCR_EL3, x3
+ isb
+
+ mov x0, #15
+ msr ICC_SRE_EL2, x0
+ isb
+ msr ICC_SRE_EL1, x0 // Non-secure copy of ICC_SRE_EL1
+
+
+ //
+ // no traps or VM modifications from the Hypervisor, EL1 is AArch64
+ //
+ mov x2, #HCR_EL2_RW
+ msr HCR_EL2, x2
+
+ //
+ // VMID is still significant, even when virtualisation is not
+ // being used, so ensure VTTBR_EL2 is properly initialised
+ //
+ msr VTTBR_EL2, xzr
+
+ //
+ // VMPIDR_EL2 holds the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR_EL1.
+ // VPIDR_EL2 holds the value of the Virtualization Processor ID. This is the value returned by Non-secure EL1 reads of MIDR_EL1.
+ // Both of these registers are architecturally UNKNOWN at reset, and so they must be set to the correct value
+ // (even if EL2/virtualization is not being used), otherwise non-secure EL1 reads of MPIDR_EL1/MIDR_EL1 will return garbage values.
+ // This guarantees that any future reads of MPIDR_EL1 and MIDR_EL1 from Non-secure EL1 will return the correct value.
+ //
+ mrs x0, MPIDR_EL1
+ msr VMPIDR_EL2, x0
+ mrs x0, MIDR_EL1
+ msr VPIDR_EL2, x0
+
+ // extract the core number from MPIDR_EL1 and store it in
+ // x19 (defined by the AAPCS as callee-saved), so we can re-use
+ // the number later
+ //
+ bl GetCPUID
+ mov x19, x0
+
+ //
+ // neither EL3 nor EL2 trap floating point or accesses to CPACR
+ //
+ msr CPTR_EL3, xzr
+ msr CPTR_EL2, xzr
+
+ //
+ // SCTLR_ELx may come out of reset with UNKNOWN values so we will
+ // set the fields to 0 except, possibly, the endianess field(s).
+ // Note that setting SCTLR_EL2 or the EL0 related fields of SCTLR_EL1
+ // is not strictly needed, since we're never in EL2 or EL0
+ //
+#ifdef __ARM_BIG_ENDIAN
+ mov x0, #(SCTLR_ELx_EE | SCTLR_EL1_E0E)
+#else
+ mov x0, #0
+#endif
+ msr SCTLR_EL3, x0
+ msr SCTLR_EL2, x0
+ msr SCTLR_EL1, x0
+
+#ifdef CORTEXA
+ //
+ // Configure ACTLR_EL[23]
+ // ----------------------
+ //
+ // These bits are IMPLEMENTATION DEFINED, so are different for
+ // different processors
+ //
+ // For Cortex-A57, the controls we set are:
+ //
+ // Enable lower level access to CPUACTLR_EL1
+ // Enable lower level access to CPUECTLR_EL1
+ // Enable lower level access to L2CTLR_EL1
+ // Enable lower level access to L2ECTLR_EL1
+ // Enable lower level access to L2ACTLR_EL1
+ //
+ mov x0, #((1 << 0) | \
+ (1 << 1) | \
+ (1 << 4) | \
+ (1 << 5) | \
+ (1 << 6))
+
+ msr ACTLR_EL3, x0
+ msr ACTLR_EL2, x0
+
+ //
+ // configure CPUECTLR_EL1
+ //
+ // These bits are IMP DEF, so need to different for different
+ // processors
+ //
+ // SMPEN - bit 6 - Enables the processor to receive cache
+ // and TLB maintenance operations
+ //
+ // Note: For Cortex-A57/53 SMPEN should be set before enabling
+ // the caches and MMU, or performing any cache and TLB
+ // maintenance operations.
+ //
+ // This register has a defined reset value, so we use a
+ // read-modify-write sequence to set SMPEN
+ //
+ mrs x0, S3_1_c15_c2_1 // Read EL1 CPU Extended Control Register
+ orr x0, x0, #(1 << 6) // Set the SMPEN bit
+ msr S3_1_c15_c2_1, x0 // Write EL1 CPU Extended Control Register
+
+ isb
+#endif
+
+ //
+ // That's the last of the control settings for now
+ //
+ // Note: no ISB after all these changes, as registers won't be
+ // accessed until after an exception return, which is itself a
+ // context synchronisation event
+ //
+
+ //
+ // Setup some EL3 stack space, ready for calling some subroutines, below.
+ //
+ // Stack space allocation is CPU-specific, so use CPU
+ // number already held in x19
+ //
+ // 2^12 bytes per CPU for the EL3 stacks
+ //
+ ldr x0, =Image$$EL3_STACKS$$ZI$$Limit
+ sub x0, x0, x19, lsl #12
+ mov sp, x0
+
+ //
+ // we need to configure the GIC while still in secure mode, specifically
+ // all PPIs and SPIs have to be programmed as Group1 interrupts
+ //
+
+ //
+ // Before the GIC can be reliably programmed, we need to
+ // enable Affinity Routing, as this affects where the configuration
+ // registers are (with Affinity Routing enabled, some registers are
+ // in the Redistributor, whereas those same registers are in the
+ // Distributor with Affinity Routing disabled (i.e. when in GICv2
+ // compatibility mode).
+ //
+ mov x0, #(1 << 4) | (1 << 5) // gicdctlr_ARE_S | gicdctlr_ARE_NS
+ mov x1, x19
+ bl SyncAREinGICD
+
+ //
+ // The Redistributor comes out of reset assuming the processor is
+ // asleep - correct that assumption
+ //
+ bl GetAffinity
+ bl GetGICR
+ mov w20, w0 // Keep a copy for later
+ bl WakeupGICR
+
+ //
+ // Now we're ready to set security and other initialisations
+ //
+ // This is a per-CPU configuration for these interrupts
+ //
+ // for the first cluster, CPU number is the redistributor index
+ //
+ mov w0, w20
+ mov w1, #1 // gicigroupr_G1NS
+ bl SetPrivateIntSecurityBlock
+
+ //
+ // While we're in the Secure World, set the priority mask low enough
+ // for it to be writable in the Non-Secure World
+ //
+ //mov x0, #16 << 3 // 5 bits of priority in the Secure world
+ mov x0, #0xFF // for Non-Secure interrupts
+ msr ICC_PMR_EL1, x0
+
+ //
+ // there's more GIC setup to do, but only for the primary CPU
+ //
+ cbnz x19, drop_to_el1
+
+ //
+ // There's more to do to the GIC - call the utility routine to set
+ // all SPIs to Group1
+ //
+ mov w0, #1 // gicigroupr_G1NS
+ bl SetSPISecurityAll
+
+ //
+ // Set up EL1 entry point and "dummy" exception return information,
+ // then perform exception return to enter EL1
+ //
+ .global drop_to_el1
+drop_to_el1:
+ adr x1, el1_entry_aarch64
+ msr ELR_EL3, x1
+ mov x1, #(AARCH64_SPSR_EL1h | \
+ AARCH64_SPSR_F | \
+ AARCH64_SPSR_I | \
+ AARCH64_SPSR_A)
+ msr SPSR_EL3, x1
+ eret
+
+
+
+// ------------------------------------------------------------
+// EL1 - Common start-up code
+// ------------------------------------------------------------
+
+ .global el1_entry_aarch64
+ .type el1_entry_aarch64, "function"
+el1_entry_aarch64:
+
+ //
+ // Now we're in EL1, setup the application stack
+ // the scatter file allocates 2^14 bytes per app stack
+ //
+ ldr x0, =Image$$HANDLER_STACK$$ZI$$Limit
+ sub x0, x0, x19, lsl #14
+ mov sp, x0
+ MSR SPSel, #0
+ ISB
+ ldr x0, =Image$$ARM_LIB_STACK$$ZI$$Limit
+ sub x0, x0, x19, lsl #14
+ mov sp, x0
+
+ //
+ // Enable floating point
+ //
+ mov x0, #CPACR_EL1_FPEN
+ msr CPACR_EL1, x0
+
+ //
+ // Invalidate caches and TLBs for all stage 1
+ // translations used at EL1
+ //
+ // Cortex-A processors automatically invalidate their caches on reset
+ // (unless suppressed with the DBGL1RSTDISABLE or L2RSTDISABLE pins).
+ // It is therefore not necessary for software to invalidate the caches
+ // on startup, however, this is done here in case of a warm reset.
+ bl InvalidateUDCaches
+ tlbi VMALLE1
+
+
+ //
+ // Set TTBR0 Base address
+ //
+ // The CPUs share one set of translation tables that are
+ // generated by CPU0 at run-time
+ //
+ // TTBR1_EL1 is not used in this example
+ //
+ ldr x1, =Image$$TTB0_L1$$ZI$$Base
+ msr TTBR0_EL1, x1
+
+
+ //
+ // Set up memory attributes
+ //
+ // These equate to:
+ //
+ // 0 -> 0b01000100 = 0x00000044 = Normal, Inner/Outer Non-Cacheable
+ // 1 -> 0b11111111 = 0x0000ff00 = Normal, Inner/Outer WriteBack Read/Write Allocate
+ // 2 -> 0b00000100 = 0x00040000 = Device-nGnRE
+ //
+ mov x1, #0xff44
+ movk x1, #4, LSL #16 // equiv to: movk x1, #0x0000000000040000
+ msr MAIR_EL1, x1
+
+
+ //
+ // Set up TCR_EL1
+ //
+ // We're using only TTBR0 (EPD1 = 1), and the page table entries:
+ // - are using an 8-bit ASID from TTBR0
+ // - have a 4K granularity (TG0 = 0b00)
+ // - are outer-shareable (SH0 = 0b10)
+ // - are using Inner & Outer WBWA Normal memory ([IO]RGN0 = 0b01)
+ // - map
+ // + 32 bits of VA space (T0SZ = 0x20)
+ // + into a 32-bit PA space (IPS = 0b000)
+ //
+ // 36 32 28 24 20 16 12 8 4 0
+ // -----+----+----+----+----+----+----+----+----+----+
+ // | | |OOII| | | |OOII| | |
+ // TT | | |RRRR|E T | T| |RRRR|E T | T|
+ // BB | I I|TTSS|GGGG|P 1 | 1|TTSS|GGGG|P 0 | 0|
+ // IIA| P P|GGHH|NNNN|DAS | S|GGHH|NNNN|D S | S|
+ // 10S| S-S|1111|1111|11Z-|---Z|0000|0000|0 Z-|---Z|
+ //
+ // 000 0000 0000 0000 1000 0000 0010 0101 0010 0000
+ //
+ // 0x 8 0 2 5 2 0
+ //
+ // Note: the ISB is needed to ensure the changes to system
+ // context are before the write of SCTLR_EL1.M to enable
+ // the MMU. It is likely on a "real" implementation that
+ // this setup would work without an ISB, due to the
+ // amount of code that gets executed before enabling the
+ // MMU, but that would not be architecturally correct.
+ //
+ ldr x1, =0x0000000000802520
+ msr TCR_EL1, x1
+ isb
+
+ //
+ // x19 already contains the CPU number, so branch to secondary
+ // code if we're not on CPU0
+ //
+ cbnz x19, el1_secondary
+
+ //
+ // Fall through to primary code
+ //
+
+
+//
+// ------------------------------------------------------------
+//
+// EL1 - primary CPU init code
+//
+// This code is run on CPU0, while the other CPUs are in the
+// holding pen
+//
+
+ .global el1_primary
+ .type el1_primary, "function"
+el1_primary:
+
+ //
+ // Turn on the banked GIC distributor enable,
+ // ready for individual CPU enables later
+ //
+ mov w0, #(1 << 1) // gicdctlr_EnableGrp1A
+ bl EnableGICD
+
+ //
+ // Generate TTBR0 L1
+ //
+ // at 4KB granularity, 32-bit VA space, table lookup starts at
+ // L1, with 1GB regions
+ //
+ // we are going to create entries pointing to L2 tables for a
+ // couple of these 1GB regions, the first of which is the
+ // RAM on the VE board model - get the table addresses and
+ // start by emptying out the L1 page tables (4 entries at L1
+ // for a 4K granularity)
+ //
+ // x21 = address of L1 tables
+ //
+ ldr x21, =Image$$TTB0_L1$$ZI$$Base
+ mov x0, x21
+ mov x1, #(4 << 3)
+ bl ZeroBlock
+
+ //
+ // time to start mapping the RAM regions - clear out the
+ // L2 tables and point to them from the L1 tables
+ //
+ // x22 = address of L2 tables, needs to be remembered in case
+ // we want to re-use the tables for mapping peripherals
+ //
+ ldr x22, =Image$$TTB0_L2_RAM$$ZI$$Base
+ mov x1, #(512 << 3)
+ mov x0, x22
+ bl ZeroBlock
+
+ //
+ // Get the start address of RAM (the EXEC region) into x4
+ // and calculate the offset into the L1 table (1GB per region,
+ // max 4GB)
+ //
+ // x23 = L1 table offset, saved for later comparison against
+ // peripheral offset
+ //
+ ldr x4, =Image$$EXEC$$RO$$Base
+ ubfx x23, x4, #30, #2
+
+ orr x1, x22, #TT_S1_ATTR_PAGE
+ str x1, [x21, x23, lsl #3]
+
+ //
+ // we've already used the RAM start address in x4 - we now need
+ // to get this in terms of an offset into the L2 page tables,
+ // where each entry covers 2MB
+ //
+ ubfx x2, x4, #21, #9
+
+ //
+ // TOP_OF_RAM in the scatter file marks the end of the
+ // Execute region in RAM: convert the end of this region to an
+ // offset too, being careful to round up, then calculate the
+ // number of entries to write
+ //
+ ldr x5, =Image$$TOP_OF_RAM$$ZI$$Base
+ sub x3, x5, #1
+ ubfx x3, x3, #21, #9
+ add x3, x3, #1
+ sub x3, x3, x2
+
+ //
+ // set x1 to the required page table attributes, then orr
+ // in the start address (modulo 2MB)
+ //
+ // L2 tables in our configuration cover 2MB per entry - map
+ // memory as Shared, Normal WBWA (MAIR[1]) with a flat
+ // VA->PA translation
+ //
+ bic x4, x4, #((1 << 21) - 1)
+ ldr x1, =(TT_S1_ATTR_BLOCK | \
+ (1 << TT_S1_ATTR_MATTR_LSB) | \
+ TT_S1_ATTR_NS | \
+ TT_S1_ATTR_AP_RW_PL1 | \
+ TT_S1_ATTR_SH_INNER | \
+ TT_S1_ATTR_AF | \
+ TT_S1_ATTR_nG)
+ orr x1, x1, x4
+
+ //
+ // factor the offset into the page table address and then write
+ // the entries
+ //
+ add x0, x22, x2, lsl #3
+
+loop1:
+ subs x3, x3, #1
+ str x1, [x0], #8
+ add x1, x1, #0x200, LSL #12 // equiv to add x1, x1, #(1 << 21) // 2MB per entry
+ bne loop1
+
+
+ //
+ // now mapping the Peripheral regions - clear out the
+ // L2 tables and point to them from the L1 tables
+ //
+ // The assumption here is that all peripherals live within
+ // a common 1GB region (i.e. that there's a single set of
+ // L2 pages for all the peripherals). We only use a UART
+ // and the GIC in this example, so the assumption is sound
+ //
+ // x24 = address of L2 peripheral tables
+ //
+ ldr x24, =Image$$TTB0_L2_PERIPH$$ZI$$Base
+
+ //
+ // get the GICD address into x4 and calculate
+ // the offset into the L1 table
+ //
+ // x25 = L1 table offset
+ //
+ ldr x4, =Image$$GICD$$ZI$$Base
+ ubfx x25, x4, #30, #2
+
+ //
+ // here's the tricky bit: it's possible that the peripherals are
+ // in the same 1GB region as the RAM, in which case we don't need
+ // to prime a separate set of L2 page tables, nor add them to the
+ // L1 tables
+ //
+ // if we're going to re-use the TTB0_L2_RAM tables, get their
+ // address into x24, which is used later on to write the PTEs
+ //
+ cmp x25, x23
+ csel x24, x22, x24, EQ
+ b.eq nol2setup
+
+ //
+ // Peripherals are in a separate 1GB region, and so have their own
+ // set of L2 tables - clean out the tables and add them to the L1
+ // table
+ //
+ mov x0, x24
+ mov x1, #512 << 3
+ bl ZeroBlock
+
+ orr x1, x24, #TT_S1_ATTR_PAGE
+ str x1, [x21, x25, lsl #3]
+
+ //
+ // there's only going to be a single 2MB region for GICD (in
+ // x4) - get this in terms of an offset into the L2 page tables
+ //
+ // with larger systems, it is possible that the GIC redistributor
+ // registers require extra 2MB pages, in which case extra code
+ // would be required here
+ //
+nol2setup:
+ ubfx x2, x4, #21, #9
+
+ //
+ // set x1 to the required page table attributes, then orr
+ // in the start address (modulo 2MB)
+ //
+ // L2 tables in our configuration cover 2MB per entry - map
+ // memory as NS Device-nGnRE (MAIR[2]) with a flat VA->PA
+ // translation
+ //
+ bic x4, x4, #((1 << 21) - 1) // start address mod 2MB
+ ldr x1, =(TT_S1_ATTR_BLOCK | \
+ (2 << TT_S1_ATTR_MATTR_LSB) | \
+ TT_S1_ATTR_NS | \
+ TT_S1_ATTR_AP_RW_PL1 | \
+ TT_S1_ATTR_AF | \
+ TT_S1_ATTR_nG)
+ orr x1, x1, x4
+
+ //
+ // only a single L2 entry for this, so no loop as we have for RAM, above
+ //
+ str x1, [x24, x2, lsl #3]
+
+ //
+ // we have CS3_PERIPHERALS that include the UART controller
+ //
+ // Again, the code is making assumptions - this time that the CS3_PERIPHERALS
+ // region uses the same 1GB portion of the address space as the GICD,
+ // and thus shares the same set of L2 page tables
+ //
+ // Get CS3_PERIPHERALS address into x4 and calculate the offset into the
+ // L2 tables
+ //
+ ldr x4, =Image$$CS3_PERIPHERALS$$ZI$$Base
+ ubfx x2, x4, #21, #9
+
+ //
+ // set x1 to the required page table attributes, then orr
+ // in the start address (modulo 2MB)
+ //
+ // L2 tables in our configuration cover 2MB per entry - map
+ // memory as NS Device-nGnRE (MAIR[2]) with a flat VA->PA
+ // translation
+ //
+ bic x4, x4, #((1 << 21) - 1) // start address mod 2MB
+ ldr x1, =(TT_S1_ATTR_BLOCK | \
+ (2 << TT_S1_ATTR_MATTR_LSB) | \
+ TT_S1_ATTR_NS | \
+ TT_S1_ATTR_AP_RW_PL1 | \
+ TT_S1_ATTR_AF | \
+ TT_S1_ATTR_nG)
+ orr x1, x1, x4
+
+ //
+ // only a single L2 entry again - write it
+ //
+ str x1, [x24, x2, lsl #3]
+
+ //
+ // issue a barrier to ensure all table entry writes are complete
+ //
+ dsb ish
+
+ //
+ // Enable the MMU. Caches will be enabled later, after scatterloading.
+ //
+ mrs x1, SCTLR_EL1
+ orr x1, x1, #SCTLR_ELx_M
+ bic x1, x1, #SCTLR_ELx_A // Disable alignment fault checking. To enable, change bic to orr
+ msr SCTLR_EL1, x1
+ isb
+
+ //
+ // Branch to C library init code
+ //
+ b __main
+
+
+// ------------------------------------------------------------
+
+// AArch64 Arm C library startup add-in:
+
+// The Arm Architecture Reference Manual for Armv8-A states:
+//
+// Instruction accesses to Non-cacheable Normal memory can be held in instruction caches.
+// Correspondingly, the sequence for ensuring that modifications to instructions are available
+// for execution must include invalidation of the modified locations from the instruction cache,
+// even if the instructions are held in Normal Non-cacheable memory.
+// This includes cases where the instruction cache is disabled.
+//
+// To invalidate the AArch64 instruction cache after scatter-loading and before initialization of the stack and heap,
+// it is necessary for the user to:
+//
+// * Implement instruction cache invalidation code in _platform_pre_stackheap_init.
+// * Ensure all code on the path from the program entry up to and including _platform_pre_stackheap_init is located in a root region.
+//
+// In this example, this function is only called once, by the primary core
+
+ .global _platform_pre_stackheap_init
+ .type _platform_pre_stackheap_init, "function"
+ .cfi_startproc
+_platform_pre_stackheap_init:
+ dsb ish // ensure all previous stores have completed before invalidating
+ ic ialluis // I cache invalidate all inner shareable to PoU (which includes secondary cores)
+ dsb ish // ensure completion on inner shareable domain (which includes secondary cores)
+ isb
+
+ // Scatter-loading is complete, so enable the caches here, so that the C-library's mutex initialization later will work
+ mrs x1, SCTLR_EL1
+ orr x1, x1, #SCTLR_ELx_C
+ orr x1, x1, #SCTLR_ELx_I
+ msr SCTLR_EL1, x1
+ isb
+
+ ret
+ .cfi_endproc
+
+
+// ------------------------------------------------------------
+// EL1 - secondary CPU init code
+//
+// This code is run on CPUs 1, 2, 3 etc....
+// ------------------------------------------------------------
+
+ .global el1_secondary
+ .type el1_secondary, "function"
+el1_secondary:
+
+ //
+ // the primary CPU is going to use SGI 15 as a wakeup event
+ // to let us know when it is OK to proceed, so prepare for
+ // receiving that interrupt
+ //
+ // NS interrupt priorities run from 0 to 15, with 15 being
+ // too low a priority to ever raise an interrupt, so let's
+ // use 14
+ //
+ mov w0, w20
+ mov w1, #15
+ mov w2, #14 << 4 // we're in NS world, so 4 bits of priority,
+ // 8-bit field, - 4 = 4-bit shift
+ bl SetPrivateIntPriority
+
+ mov w0, w20
+ mov w1, #15
+ bl EnablePrivateInt
+
+ //
+ // set priority mask as low as possible; although,being in the
+ // NS World, we can't set bit[7] of the priority, we still
+ // write all 8-bits of priority to an ICC register
+ //
+ mov x0, #31 << 3
+ msr ICC_PMR_EL1, x0
+
+ //
+ // set global enable and wait for our interrupt to arrive
+ //
+ mov x0, #1
+ msr ICC_IGRPEN1_EL1, x0
+ isb
+
+loop_wfi:
+ dsb SY // Clear all pending data accesses
+ wfi // Go to sleep
+
+ //
+ // something woke us from our wait, was it the required interrupt?
+ //
+ mov w0, w20
+ mov w1, #15
+ bl GetPrivateIntPending
+ cbz w0, loop_wfi
+
+ //
+ // it was - there's no need to actually take the interrupt,
+ // so just clear it
+ //
+ mov w0, w20
+ mov w1, #15
+ bl ClearPrivateIntPending
+
+ //
+ // Enable the MMU and caches
+ //
+ mrs x1, SCTLR_EL1
+ orr x1, x1, #SCTLR_ELx_M
+ orr x1, x1, #SCTLR_ELx_C
+ orr x1, x1, #SCTLR_ELx_I
+ bic x1, x1, #SCTLR_ELx_A // Disable alignment fault checking. To enable, change bic to orr
+ msr SCTLR_EL1, x1
+ isb
+
+ //
+ // Branch to thread start
+ //
+ //B MainApp
+ b __main
+
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/timer_interrupts.c b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/timer_interrupts.c
new file mode 100644
index 00000000..8f522217
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/timer_interrupts.c
@@ -0,0 +1,152 @@
+/* Bare-metal example for Armv8-A FVP Base model */
+
+/* Timer and interrupts */
+
+/* Copyright (c) 2016-2018 Arm Limited (or its affiliates). All rights reserved. */
+/* Use, modification and redistribution of this file is subject to your possession of a */
+/* valid End User License Agreement for the Arm Product of which these examples are part of */
+/* and your compliance with all applicable terms and conditions of such licence agreement. */
+
+#include
+
+#include "GICv3.h"
+#include "GICv3_gicc.h"
+#include "sp804_timer.h"
+
+void _tx_timer_interrupt(void);
+
+// LED Base address
+#define LED_BASE (volatile unsigned int *)0x1C010008
+
+
+void nudge_leds(void) // Move LEDs along
+{
+ static int state = 1;
+ static int value = 1;
+
+ if (state)
+ {
+ int max = (1 << 7);
+ value <<= 1;
+ if (value == max)
+ state = 0;
+ }
+ else
+ {
+ value >>= 1;
+ if (value == 1)
+ state = 1;
+ }
+
+ *LED_BASE = value; // Update LEDs hardware
+}
+
+
+// Initialize Timer 0 and Interrupt Controller
+void init_timer(void)
+{
+ // Enable interrupts
+ __asm("MSR DAIFClr, #0xF");
+ setICC_IGRPEN1_EL1(igrpEnable);
+
+ // Configure the SP804 timer to generate an interrupt
+ setTimerBaseAddress(0x1C110000);
+ initTimer(0x200, SP804_AUTORELOAD, SP804_GENERATE_IRQ);
+ startTimer();
+
+ // The SP804 timer generates SPI INTID 34. Enable
+ // this ID, and route it to core 0.0.0.0 (this one!)
+ SetSPIRoute(34, 0, gicdirouter_ModeSpecific); // Route INTID 34 to 0.0.0.0 (this core)
+ SetSPIPriority(34, 0); // Set INTID 34 to priority to 0
+ ConfigureSPI(34, gicdicfgr_Level); // Set INTID 34 as level-sensitive
+ EnableSPI(34); // Enable INTID 34
+}
+
+
+// --------------------------------------------------------
+
+void irqHandler(void)
+{
+ unsigned int ID;
+
+ ID = getICC_IAR1(); // readIntAck();
+
+ // Check for reserved IDs
+ if ((1020 <= ID) && (ID <= 1023))
+ {
+ //printf("irqHandler() - Reserved INTID %d\n\n", ID);
+ return;
+ }
+
+ switch(ID)
+ {
+ case 34:
+ // Dual-Timer 0 (SP804)
+ //printf("irqHandler() - External timer interrupt\n\n");
+ nudge_leds();
+ clearTimerIrq();
+
+ /* Call ThreadX timer interrupt processing. */
+ _tx_timer_interrupt();
+
+ break;
+
+ default:
+ // Unexpected ID value
+ //printf("irqHandler() - Unexpected INTID %d\n\n", ID);
+ break;
+ }
+
+ // Write the End of Interrupt register to tell the GIC
+ // we've finished handling the interrupt
+ setICC_EOIR1(ID); // writeAliasedEOI(ID);
+}
+
+// --------------------------------------------------------
+
+// Not actually used in this example, but provided for completeness
+
+void fiqHandler(void)
+{
+ unsigned int ID;
+ unsigned int aliased = 0;
+
+ ID = getICC_IAR0(); // readIntAck();
+ //printf("fiqHandler() - Read %d from IAR0\n", ID);
+
+ // Check for reserved IDs
+ if ((1020 <= ID) && (ID <= 1023))
+ {
+ //printf("fiqHandler() - Reserved INTID %d\n\n", ID);
+ ID = getICC_IAR1(); // readAliasedIntAck();
+ //printf("fiqHandler() - Read %d from AIAR\n", ID);
+ aliased = 1;
+
+ // If still spurious then simply return
+ if ((1020 <= ID) && (ID <= 1023))
+ return;
+ }
+
+ switch(ID)
+ {
+ case 34:
+ // Dual-Timer 0 (SP804)
+ //printf("fiqHandler() - External timer interrupt\n\n");
+ clearTimerIrq();
+ break;
+
+ default:
+ // Unexpected ID value
+ //printf("fiqHandler() - Unexpected INTID %d\n\n", ID);
+ break;
+ }
+
+ // Write the End of Interrupt register to tell the GIC
+ // we've finished handling the interrupt
+ // NOTE: If the ID was read from the Aliased IAR, then
+ // the aliased EOI register must be used
+ if (aliased == 0)
+ setICC_EOIR0(ID); // writeEOI(ID);
+ else
+ setICC_EOIR1(ID); // writeAliasedEOI(ID);
+}
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/use_model_semihosting.ds b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/use_model_semihosting.ds
new file mode 100644
index 00000000..6fde52b2
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/use_model_semihosting.ds
@@ -0,0 +1 @@
+set semihosting enabled off
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_aarch64.S b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_aarch64.S
new file mode 100644
index 00000000..45445a98
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_aarch64.S
@@ -0,0 +1,179 @@
+// ------------------------------------------------------------
+// Armv8-A AArch64 - Common helper functions
+//
+// Copyright (c) 2012-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#include "v8_system.h"
+
+ .text
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+ .global EnableCachesEL1
+ .global DisableCachesEL1
+ .global InvalidateUDCaches
+ .global GetMIDR
+ .global GetMPIDR
+ .global GetAffinity
+ .global GetCPUID
+
+// ------------------------------------------------------------
+
+//
+// void EnableCachesEL1(void)
+//
+// enable Instruction and Data caches
+//
+ .type EnableCachesEL1, "function"
+ .cfi_startproc
+EnableCachesEL1:
+
+ mrs x0, SCTLR_EL1
+ orr x0, x0, #SCTLR_ELx_I
+ orr x0, x0, #SCTLR_ELx_C
+ msr SCTLR_EL1, x0
+
+ isb
+ ret
+ .cfi_endproc
+
+
+// ------------------------------------------------------------
+
+ .type DisableCachesEL1, "function"
+ .cfi_startproc
+DisableCachesEL1:
+
+ mrs x0, SCTLR_EL1
+ bic x0, x0, #SCTLR_ELx_I
+ bic x0, x0, #SCTLR_ELx_C
+ msr SCTLR_EL1, x0
+
+ isb
+ ret
+ .cfi_endproc
+
+
+// ------------------------------------------------------------
+
+//
+// void InvalidateUDCaches(void)
+//
+// Invalidate data and unified caches
+//
+ .type InvalidateUDCaches, "function"
+ .cfi_startproc
+InvalidateUDCaches:
+ // From the Armv8-A Architecture Reference Manual
+
+ dmb ish // ensure all prior inner-shareable accesses have been observed
+
+ mrs x0, CLIDR_EL1
+ and w3, w0, #0x07000000 // get 2 x level of coherence
+ lsr w3, w3, #23
+ cbz w3, finished
+ mov w10, #0 // w10 = 2 x cache level
+ mov w8, #1 // w8 = constant 0b1
+loop_level:
+ add w2, w10, w10, lsr #1 // calculate 3 x cache level
+ lsr w1, w0, w2 // extract 3-bit cache type for this level
+ and w1, w1, #0x7
+ cmp w1, #2
+ b.lt next_level // no data or unified cache at this level
+ msr CSSELR_EL1, x10 // select this cache level
+ isb // synchronize change of csselr
+ mrs x1, CCSIDR_EL1 // read ccsidr
+ and w2, w1, #7 // w2 = log2(linelen)-4
+ add w2, w2, #4 // w2 = log2(linelen)
+ ubfx w4, w1, #3, #10 // w4 = max way number, right aligned
+ clz w5, w4 // w5 = 32-log2(ways), bit position of way in dc operand
+ lsl w9, w4, w5 // w9 = max way number, aligned to position in dc operand
+ lsl w16, w8, w5 // w16 = amount to decrement way number per iteration
+loop_way:
+ ubfx w7, w1, #13, #15 // w7 = max set number, right aligned
+ lsl w7, w7, w2 // w7 = max set number, aligned to position in dc operand
+ lsl w17, w8, w2 // w17 = amount to decrement set number per iteration
+loop_set:
+ orr w11, w10, w9 // w11 = combine way number and cache number ...
+ orr w11, w11, w7 // ... and set number for dc operand
+ dc isw, x11 // do data cache invalidate by set and way
+ subs w7, w7, w17 // decrement set number
+ b.ge loop_set
+ subs x9, x9, x16 // decrement way number
+ b.ge loop_way
+next_level:
+ add w10, w10, #2 // increment 2 x cache level
+ cmp w3, w10
+ b.gt loop_level
+ dsb sy // ensure completion of previous cache maintenance operation
+ isb
+finished:
+ ret
+ .cfi_endproc
+
+
+// ------------------------------------------------------------
+
+//
+// ID Register functions
+//
+
+ .type GetMIDR, "function"
+ .cfi_startproc
+GetMIDR:
+
+ mrs x0, MIDR_EL1
+ ret
+ .cfi_endproc
+
+
+ .type GetMPIDR, "function"
+ .cfi_startproc
+GetMPIDR:
+
+ mrs x0, MPIDR_EL1
+ ret
+ .cfi_endproc
+
+
+ .type GetAffinity, "function"
+ .cfi_startproc
+GetAffinity:
+
+ mrs x0, MPIDR_EL1
+ ubfx x1, x0, #32, #8
+ bfi w0, w1, #24, #8
+ ret
+ .cfi_endproc
+
+
+ .type GetCPUID, "function"
+ .cfi_startproc
+GetCPUID:
+
+ mrs x0, MIDR_EL1
+ ubfx x0, x0, #4, #12 // extract PartNum
+ cmp x0, #0xD0D // Cortex-A77
+ b.eq DynamIQ
+ cmp x0, #0xD0B // Cortex-A76
+ b.eq DynamIQ
+ cmp x0, #0xD0A // Cortex-A75
+ b.eq DynamIQ
+ cmp x0, #0xD05 // Cortex-A55
+ b.eq DynamIQ
+ b Others
+DynamIQ:
+ mrs x0, MPIDR_EL1
+ ubfx x0, x0, #MPIDR_EL1_AFF1_LSB, #MPIDR_EL1_AFF_WIDTH
+ ret
+
+Others:
+ mrs x0, MPIDR_EL1
+ ubfx x1, x0, #MPIDR_EL1_AFF0_LSB, #MPIDR_EL1_AFF_WIDTH
+ ubfx x2, x0, #MPIDR_EL1_AFF1_LSB, #MPIDR_EL1_AFF_WIDTH
+ add x0, x1, x2, LSL #2
+ ret
+ .cfi_endproc
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_aarch64.h b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_aarch64.h
new file mode 100644
index 00000000..b09079a4
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_aarch64.h
@@ -0,0 +1,103 @@
+/*
+ *
+ * Armv8-A AArch64 common helper functions
+ *
+ * Copyright (c) 2012-2014 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+
+#ifndef V8_AARCH64_H
+#define V8_AARCH64_H
+
+/*
+ * Parameters for data barriers
+ */
+#define OSHLD 1
+#define OSHST 2
+#define OSH 3
+#define NSHLD 5
+#define NSHST 6
+#define NSH 7
+#define ISHLD 9
+#define ISHST 10
+#define ISH 11
+#define LD 13
+#define ST 14
+#define SY 15
+
+/**********************************************************************/
+
+/*
+ * function prototypes
+ */
+
+/*
+ * void InvalidateUDCaches(void)
+ * invalidates all Unified and Data Caches
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ *
+ *
+ * Side Effects
+ * guarantees that all levels of cache will be invalidated before
+ * returning to caller
+ */
+void InvalidateUDCaches(void);
+
+/*
+ * unsigned long long EnableCachesEL1(void)
+ * enables I- and D- caches at EL1
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * New value of SCTLR_EL1
+ *
+ * Side Effects
+ * context will be synchronised before returning to caller
+ */
+unsigned long long EnableCachesEL1(void);
+
+/*
+ * unsigned long long GetMIDR(void)
+ * returns the contents of MIDR_EL0
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * MIDR_EL0
+ */
+unsigned long long GetMIDR(void);
+
+/*
+ * unsigned long long GetMPIDR(void)
+ * returns the contents of MPIDR_EL0
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * MPIDR_EL0
+ */
+unsigned long long GetMPIDR(void);
+
+/*
+ * unsigned int GetCPUID(void)
+ * returns the Aff0 field of MPIDR_EL0
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * MPIDR_EL0[7:0]
+ */
+unsigned int GetCPUID(void);
+
+#endif
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_mmu.h b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_mmu.h
new file mode 100644
index 00000000..bce62b54
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_mmu.h
@@ -0,0 +1,128 @@
+//
+// Defines for v8 Memory Model
+//
+// Copyright (c) 2012-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef V8_MMU_H
+#define V8_MMU_H
+
+//
+// Translation Control Register fields
+//
+// RGN field encodings
+//
+#define TCR_RGN_NC 0b00
+#define TCR_RGN_WBWA 0b01
+#define TCR_RGN_WT 0b10
+#define TCR_RGN_WBRA 0b11
+
+//
+// Shareability encodings
+//
+#define TCR_SHARE_NONE 0b00
+#define TCR_SHARE_OUTER 0b10
+#define TCR_SHARE_INNER 0b11
+
+//
+// Granule size encodings
+//
+#define TCR_GRANULE_4K 0b00
+#define TCR_GRANULE_64K 0b01
+#define TCR_GRANULE_16K 0b10
+
+//
+// Physical Address sizes
+//
+#define TCR_SIZE_4G 0b000
+#define TCR_SIZE_64G 0b001
+#define TCR_SIZE_1T 0b010
+#define TCR_SIZE_4T 0b011
+#define TCR_SIZE_16T 0b100
+#define TCR_SIZE_256T 0b101
+
+//
+// Translation Control Register fields
+//
+#define TCR_EL1_T0SZ_SHIFT 0
+#define TCR_EL1_EPD0 (1 << 7)
+#define TCR_EL1_IRGN0_SHIFT 8
+#define TCR_EL1_ORGN0_SHIFT 10
+#define TCR_EL1_SH0_SHIFT 12
+#define TCR_EL1_TG0_SHIFT 14
+
+#define TCR_EL1_T1SZ_SHIFT 16
+#define TCR_EL1_A1 (1 << 22)
+#define TCR_EL1_EPD1 (1 << 23)
+#define TCR_EL1_IRGN1_SHIFT 24
+#define TCR_EL1_ORGN1_SHIFT 26
+#define TCR_EL1_SH1_SHIFT 28
+#define TCR_EL1_TG1_SHIFT 30
+#define TCR_EL1_IPS_SHIFT 32
+#define TCR_EL1_AS (1 << 36)
+#define TCR_EL1_TBI0 (1 << 37)
+#define TCR_EL1_TBI1 (1 << 38)
+
+//
+// Stage 1 Translation Table descriptor fields
+//
+#define TT_S1_ATTR_FAULT (0b00 << 0)
+#define TT_S1_ATTR_BLOCK (0b01 << 0) // Level 1/2
+#define TT_S1_ATTR_TABLE (0b11 << 0) // Level 0/1/2
+#define TT_S1_ATTR_PAGE (0b11 << 0) // Level 3
+
+#define TT_S1_ATTR_MATTR_LSB 2
+
+#define TT_S1_ATTR_NS (1 << 5)
+
+#define TT_S1_ATTR_AP_RW_PL1 (0b00 << 6)
+#define TT_S1_ATTR_AP_RW_ANY (0b01 << 6)
+#define TT_S1_ATTR_AP_RO_PL1 (0b10 << 6)
+#define TT_S1_ATTR_AP_RO_ANY (0b11 << 6)
+
+#define TT_S1_ATTR_SH_NONE (0b00 << 8)
+#define TT_S1_ATTR_SH_OUTER (0b10 << 8)
+#define TT_S1_ATTR_SH_INNER (0b11 << 8)
+
+#define TT_S1_ATTR_AF (1 << 10)
+#define TT_S1_ATTR_nG (1 << 11)
+
+// OA bits [15:12] - If Armv8.2-LPA is implemented, bits[15:12] are bits[51:48]
+// and bits[47:16] are bits[47:16] of the output address for a page of memory
+
+#define TT_S1_ATTR_nT (1 << 16) // Present if Armv8.4-TTRem is implemented, otherwise RES0
+
+#define TT_S1_ATTR_DBM (1 << 51) // Present if Armv8.1-TTHM is implemented, otherwise RES0
+
+#define TT_S1_ATTR_CONTIG (1 << 52)
+#define TT_S1_ATTR_PXN (1 << 53)
+#define TT_S1_ATTR_UXN (1 << 54)
+
+// PBHA bits[62:59] - If Armv8.2-TTPBHA is implemented, hardware can use these bits
+// for IMPLEMENTATIONDEFINED purposes, otherwise IGNORED
+
+#define TT_S1_MAIR_DEV_nGnRnE 0b00000000
+#define TT_S1_MAIR_DEV_nGnRE 0b00000100
+#define TT_S1_MAIR_DEV_nGRE 0b00001000
+#define TT_S1_MAIR_DEV_GRE 0b00001100
+
+//
+// Inner and Outer Normal memory attributes use the same bit patterns
+// Outer attributes just need to be shifted up
+//
+#define TT_S1_MAIR_OUTER_SHIFT 4
+
+#define TT_S1_MAIR_WT_TRANS_RA 0b0010
+
+#define TT_S1_MAIR_WB_TRANS_RA 0b0110
+#define TT_S1_MAIR_WB_TRANS_RWA 0b0111
+
+#define TT_S1_MAIR_WT_RA 0b1010
+
+#define TT_S1_MAIR_WB_RA 0b1110
+#define TT_S1_MAIR_WB_RWA 0b1111
+
+#endif // V8_MMU_H
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_system.h b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_system.h
new file mode 100644
index 00000000..a62d2a33
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_system.h
@@ -0,0 +1,115 @@
+//
+// Defines for v8 System Registers
+//
+// Copyright (c) 2012-2016 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef V8_SYSTEM_H
+#define V8_SYSTEM_H
+
+//
+// AArch64 SPSR
+//
+#define AARCH64_SPSR_EL3h 0b1101
+#define AARCH64_SPSR_EL3t 0b1100
+#define AARCH64_SPSR_EL2h 0b1001
+#define AARCH64_SPSR_EL2t 0b1000
+#define AARCH64_SPSR_EL1h 0b0101
+#define AARCH64_SPSR_EL1t 0b0100
+#define AARCH64_SPSR_EL0t 0b0000
+#define AARCH64_SPSR_RW (1 << 4)
+#define AARCH64_SPSR_F (1 << 6)
+#define AARCH64_SPSR_I (1 << 7)
+#define AARCH64_SPSR_A (1 << 8)
+#define AARCH64_SPSR_D (1 << 9)
+#define AARCH64_SPSR_IL (1 << 20)
+#define AARCH64_SPSR_SS (1 << 21)
+#define AARCH64_SPSR_V (1 << 28)
+#define AARCH64_SPSR_C (1 << 29)
+#define AARCH64_SPSR_Z (1 << 30)
+#define AARCH64_SPSR_N (1 << 31)
+
+//
+// Multiprocessor Affinity Register
+//
+#define MPIDR_EL1_AFF3_LSB 32
+#define MPIDR_EL1_U (1 << 30)
+#define MPIDR_EL1_MT (1 << 24)
+#define MPIDR_EL1_AFF2_LSB 16
+#define MPIDR_EL1_AFF1_LSB 8
+#define MPIDR_EL1_AFF0_LSB 0
+#define MPIDR_EL1_AFF_WIDTH 8
+
+//
+// Data Cache Zero ID Register
+//
+#define DCZID_EL0_BS_LSB 0
+#define DCZID_EL0_BS_WIDTH 4
+#define DCZID_EL0_DZP_LSB 5
+#define DCZID_EL0_DZP (1 << 5)
+
+//
+// System Control Register
+//
+#define SCTLR_EL1_UCI (1 << 26)
+#define SCTLR_ELx_EE (1 << 25)
+#define SCTLR_EL1_E0E (1 << 24)
+#define SCTLR_ELx_WXN (1 << 19)
+#define SCTLR_EL1_nTWE (1 << 18)
+#define SCTLR_EL1_nTWI (1 << 16)
+#define SCTLR_EL1_UCT (1 << 15)
+#define SCTLR_EL1_DZE (1 << 14)
+#define SCTLR_ELx_I (1 << 12)
+#define SCTLR_EL1_UMA (1 << 9)
+#define SCTLR_EL1_SED (1 << 8)
+#define SCTLR_EL1_ITD (1 << 7)
+#define SCTLR_EL1_THEE (1 << 6)
+#define SCTLR_EL1_CP15BEN (1 << 5)
+#define SCTLR_EL1_SA0 (1 << 4)
+#define SCTLR_ELx_SA (1 << 3)
+#define SCTLR_ELx_C (1 << 2)
+#define SCTLR_ELx_A (1 << 1)
+#define SCTLR_ELx_M (1 << 0)
+
+//
+// Architectural Feature Access Control Register
+//
+#define CPACR_EL1_TTA (1 << 28)
+#define CPACR_EL1_FPEN (3 << 20)
+
+//
+// Architectural Feature Trap Register
+//
+#define CPTR_ELx_TCPAC (1 << 31)
+#define CPTR_ELx_TTA (1 << 20)
+#define CPTR_ELx_TFP (1 << 10)
+
+//
+// Secure Configuration Register
+//
+#define SCR_EL3_TWE (1 << 13)
+#define SCR_EL3_TWI (1 << 12)
+#define SCR_EL3_ST (1 << 11)
+#define SCR_EL3_RW (1 << 10)
+#define SCR_EL3_SIF (1 << 9)
+#define SCR_EL3_HCE (1 << 8)
+#define SCR_EL3_SMD (1 << 7)
+#define SCR_EL3_EA (1 << 3)
+#define SCR_EL3_FIQ (1 << 2)
+#define SCR_EL3_IRQ (1 << 1)
+#define SCR_EL3_NS (1 << 0)
+
+//
+// Hypervisor Configuration Register
+//
+#define HCR_EL2_ID (1 << 33)
+#define HCR_EL2_CD (1 << 32)
+#define HCR_EL2_RW (1 << 31)
+#define HCR_EL2_TRVM (1 << 30)
+#define HCR_EL2_HVC (1 << 29)
+#define HCR_EL2_TDZ (1 << 28)
+
+#endif // V8_SYSTEM_H
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_utils.S b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_utils.S
new file mode 100644
index 00000000..888892a0
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/v8_utils.S
@@ -0,0 +1,69 @@
+//
+// Simple utility routines for baremetal v8 code
+//
+// Copyright (c) 2013-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#include "v8_system.h"
+
+ .text
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+//
+// void *ZeroBlock(void *blockPtr, unsigned int nBytes)
+//
+// Zero fill a block of memory
+// Fill memory pages or similar structures with zeros.
+// The byte count must be a multiple of the block fill size (16 bytes)
+//
+// Inputs:
+// blockPtr - base address of block to fill
+// nBytes - block size, in bytes
+//
+// Returns:
+// pointer to just filled block, NULL if nBytes is
+// incompatible with block fill size
+//
+ .global ZeroBlock
+ .type ZeroBlock, "function"
+ .cfi_startproc
+ZeroBlock:
+
+ //
+ // we fill data by steam, 16 bytes at a time: check that
+ // blocksize is a multiple of that
+ //
+ ubfx x2, x1, #0, #4
+ cbnz x2, incompatible
+
+ //
+ // we already have one register full of zeros, get another
+ //
+ mov x3, x2
+
+ //
+ // OK, set temporary pointer and away we go
+ //
+ add x0, x0, x1
+
+loop0:
+ subs x1, x1, #16
+ stp x2, x3, [x0, #-16]!
+ b.ne loop0
+
+ //
+ // that's all - x0 will be back to its start value
+ //
+ ret
+
+ //
+ // parameters are incompatible with block size - return
+ // an indication that this is so
+ //
+incompatible:
+ mov x0,#0
+ ret
+ .cfi_endproc
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/vectors.S b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/vectors.S
new file mode 100644
index 00000000..7784f98e
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/vectors.S
@@ -0,0 +1,252 @@
+// ------------------------------------------------------------
+// Armv8-A Vector tables
+//
+// Copyright (c) 2014-2016 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+
+ .global el1_vectors
+ .global el2_vectors
+ .global el3_vectors
+ .global c0sync1
+ .global irqHandler
+ .global fiqHandler
+ .global irqFirstLevelHandler
+ .global fiqFirstLevelHandler
+
+ .section EL1VECTORS, "ax"
+ .align 11
+
+//
+// Current EL with SP0
+//
+el1_vectors:
+c0sync1: B c0sync1
+
+ .balign 0x80
+c0irq1: B irqFirstLevelHandler
+
+ .balign 0x80
+c0fiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+c0serr1: B c0serr1
+
+//
+// Current EL with SPx
+//
+ .balign 0x80
+cxsync1: B cxsync1
+
+ .balign 0x80
+cxirq1: B irqFirstLevelHandler
+
+ .balign 0x80
+cxfiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+cxserr1: B cxserr1
+
+//
+// Lower EL using AArch64
+//
+ .balign 0x80
+l64sync1: B l64sync1
+
+ .balign 0x80
+l64irq1: B irqFirstLevelHandler
+
+ .balign 0x80
+l64fiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+l64serr1: B l64serr1
+
+//
+// Lower EL using AArch32
+//
+ .balign 0x80
+l32sync1: B l32sync1
+
+ .balign 0x80
+l32irq1: B irqFirstLevelHandler
+
+ .balign 0x80
+l32fiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+l32serr1: B l32serr1
+
+//----------------------------------------------------------------
+
+ .section EL2VECTORS, "ax"
+ .align 11
+
+//
+// Current EL with SP0
+//
+el2_vectors:
+c0sync2: B c0sync2
+
+ .balign 0x80
+c0irq2: B irqFirstLevelHandler
+
+ .balign 0x80
+c0fiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+c0serr2: B c0serr2
+
+//
+// Current EL with SPx
+//
+ .balign 0x80
+cxsync2: B cxsync2
+
+ .balign 0x80
+cxirq2: B irqFirstLevelHandler
+
+ .balign 0x80
+cxfiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+cxserr2: B cxserr2
+
+//
+// Lower EL using AArch64
+//
+ .balign 0x80
+l64sync2: B l64sync2
+
+ .balign 0x80
+l64irq2: B irqFirstLevelHandler
+
+ .balign 0x80
+l64fiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+l64serr2: B l64serr2
+
+//
+// Lower EL using AArch32
+//
+ .balign 0x80
+l32sync2: B l32sync2
+
+ .balign 0x80
+l32irq2: B irqFirstLevelHandler
+
+ .balign 0x80
+l32fiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+l32serr2: B l32serr2
+
+//----------------------------------------------------------------
+
+ .section EL3VECTORS, "ax"
+ .align 11
+
+//
+// Current EL with SP0
+//
+el3_vectors:
+c0sync3: B c0sync3
+
+ .balign 0x80
+c0irq3: B irqFirstLevelHandler
+
+ .balign 0x80
+c0fiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+c0serr3: B c0serr3
+
+//
+// Current EL with SPx
+//
+ .balign 0x80
+cxsync3: B cxsync3
+
+ .balign 0x80
+cxirq3: B irqFirstLevelHandler
+
+ .balign 0x80
+cxfiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+cxserr3: B cxserr3
+
+//
+// Lower EL using AArch64
+//
+ .balign 0x80
+l64sync3: B l64sync3
+
+ .balign 0x80
+l64irq3: B irqFirstLevelHandler
+
+ .balign 0x80
+l64fiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+l64serr3: B l64serr3
+
+//
+// Lower EL using AArch32
+//
+ .balign 0x80
+l32sync3: B l32sync3
+
+ .balign 0x80
+l32irq3: B irqFirstLevelHandler
+
+ .balign 0x80
+l32fiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+l32serr3: B l32serr3
+
+
+ .section InterruptHandlers, "ax"
+ .balign 4
+
+ .type irqFirstLevelHandler, "function"
+irqFirstLevelHandler:
+ MSR SPSel, 0
+ STP x29, x30, [sp, #-16]!
+ BL _tx_thread_context_save
+ BL irqHandler
+ B _tx_thread_context_restore
+
+ .type fiqFirstLevelHandler, "function"
+fiqFirstLevelHandler:
+ STP x29, x30, [sp, #-16]!
+ STP x18, x19, [sp, #-16]!
+ STP x16, x17, [sp, #-16]!
+ STP x14, x15, [sp, #-16]!
+ STP x12, x13, [sp, #-16]!
+ STP x10, x11, [sp, #-16]!
+ STP x8, x9, [sp, #-16]!
+ STP x6, x7, [sp, #-16]!
+ STP x4, x5, [sp, #-16]!
+ STP x2, x3, [sp, #-16]!
+ STP x0, x1, [sp, #-16]!
+
+ BL fiqHandler
+
+ LDP x0, x1, [sp], #16
+ LDP x2, x3, [sp], #16
+ LDP x4, x5, [sp], #16
+ LDP x6, x7, [sp], #16
+ LDP x8, x9, [sp], #16
+ LDP x10, x11, [sp], #16
+ LDP x12, x13, [sp], #16
+ LDP x14, x15, [sp], #16
+ LDP x16, x17, [sp], #16
+ LDP x18, x19, [sp], #16
+ LDP x29, x30, [sp], #16
+ ERET
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/tx/.cproject b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/tx/.cproject
new file mode 100644
index 00000000..3be714ea
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/tx/.cproject
@@ -0,0 +1,148 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/tx/.project b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/tx/.project
new file mode 100644
index 00000000..863ca5cb
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/tx/.project
@@ -0,0 +1,48 @@
+
+
+ tx
+
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.genmakebuilder
+ clean,full,incremental,
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder
+ full,incremental,
+
+
+
+
+
+ org.eclipse.cdt.core.cnature
+ org.eclipse.cdt.managedbuilder.core.managedBuildNature
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigNature
+
+
+
+ inc_generic
+ 2
+ $%7BPARENT-5-PROJECT_LOC%7D/common/inc
+
+
+ inc_port
+ 2
+ $%7BPARENT-2-PROJECT_LOC%7D/inc
+
+
+ src_generic
+ 2
+ $%7BPARENT-5-PROJECT_LOC%7D/common/src
+
+
+ src_port
+ 2
+ $%7BPARENT-2-PROJECT_LOC%7D/src
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx/ports/ac6/src/tx_initialize_low_level.S b/ports_arch/ARMv8-A/threadx/ports/ac6/src/tx_initialize_low_level.S
new file mode 100644
index 00000000..2eb262a1
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/ac6/src/tx_initialize_low_level.S
@@ -0,0 +1,108 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Initialize */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_initialize_low_level ARMv8-A */
+/* 6.1.10 */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is responsible for any low-level processor */
+/* initialization, including setting up interrupt vectors, setting */
+/* up a periodic timer interrupt source, saving the system stack */
+/* pointer for use in ISR processing later, and finding the first */
+/* available RAM memory address for tx_application_define. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_initialize_kernel_enter ThreadX entry function */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_initialize_low_level(VOID)
+// {
+ .global _tx_initialize_low_level
+ .type _tx_initialize_low_level, @function
+_tx_initialize_low_level:
+
+ MSR DAIFSet, 0x3 // Lockout interrupts
+
+
+ /* Save the system stack pointer. */
+ // _tx_thread_system_stack_ptr = (VOID_PTR) (sp);
+
+ LDR x0, =_tx_thread_system_stack_ptr // Pickup address of system stack ptr
+ MOV x1, sp // Pickup SP
+ SUB x1, x1, #15 //
+ BIC x1, x1, #0xF // Get 16-bit alignment
+ STR x1, [x0] // Store system stack
+
+ /* Save the first available memory address. */
+ // _tx_initialize_unused_memory = (VOID_PTR) Image$$ZI$$Limit;
+
+ LDR x0, =_tx_initialize_unused_memory // Pickup address of unused memory ptr
+ LDR x1, =zi_limit // Pickup unused memory address
+ LDR x1, [x1] //
+ STR x1, [x0] // Store unused memory address
+
+ /* Done, return to caller. */
+
+ RET // Return to caller
+// }
+
+
+zi_limit:
+ .quad (Image$$TOP_OF_RAM$$Base)
+
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/.cproject b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/.cproject
new file mode 100644
index 00000000..1c32cb32
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/.cproject
@@ -0,0 +1,170 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/.project b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/.project
new file mode 100644
index 00000000..a1b15572
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/.project
@@ -0,0 +1,26 @@
+
+
+ sample_threadx
+
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.genmakebuilder
+ clean,full,incremental,
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder
+ full,incremental,
+
+
+
+
+
+ org.eclipse.cdt.core.cnature
+ org.eclipse.cdt.managedbuilder.core.managedBuildNature
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigNature
+
+
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3.h b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3.h
new file mode 100644
index 00000000..dfe37586
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3.h
@@ -0,0 +1,561 @@
+/*
+ * GICv3.h - data types and function prototypes for GICv3 utility routines
+ *
+ * Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#ifndef GICV3_h
+#define GICV3_h
+
+#include
+
+/*
+ * extra flags for GICD enable
+ */
+typedef enum
+{
+ gicdctlr_EnableGrp0 = (1 << 0),
+ gicdctlr_EnableGrp1NS = (1 << 1),
+ gicdctlr_EnableGrp1A = (1 << 1),
+ gicdctlr_EnableGrp1S = (1 << 2),
+ gicdctlr_EnableAll = (1 << 2) | (1 << 1) | (1 << 0),
+ gicdctlr_ARE_S = (1 << 4), /* Enable Secure state affinity routing */
+ gicdctlr_ARE_NS = (1 << 5), /* Enable Non-Secure state affinity routing */
+ gicdctlr_DS = (1 << 6), /* Disable Security support */
+ gicdctlr_E1NWF = (1 << 7) /* Enable "1-of-N" wakeup model */
+} GICDCTLRFlags_t;
+
+/*
+ * modes for SPI routing
+ */
+typedef enum
+{
+ gicdirouter_ModeSpecific = 0,
+ gicdirouter_ModeAny = (1 << 31)
+} GICDIROUTERBits_t;
+
+typedef enum
+{
+ gicdicfgr_Level = 0,
+ gicdicfgr_Edge = (1 << 1)
+} GICDICFGRBits_t;
+
+typedef enum
+{
+ gicigroupr_G0S = 0,
+ gicigroupr_G1NS = (1 << 0),
+ gicigroupr_G1S = (1 << 2)
+} GICIGROUPRBits_t;
+
+typedef enum
+{
+ gicrwaker_ProcessorSleep = (1 << 1),
+ gicrwaker_ChildrenAsleep = (1 << 2)
+} GICRWAKERBits_t;
+
+/**********************************************************************/
+
+/*
+ * Utility macros & functions
+ */
+#define RANGE_LIMIT(x) ((sizeof(x) / sizeof((x)[0])) - 1)
+
+static inline uint64_t gicv3PackAffinity(uint32_t aff3, uint32_t aff2,
+ uint32_t aff1, uint32_t aff0)
+{
+ /*
+ * only need to cast aff3 to get type promotion for all affinities
+ */
+ return ((((uint64_t)aff3 & 0xff) << 32) |
+ ((aff2 & 0xff) << 16) |
+ ((aff1 & 0xff) << 8) | aff0);
+}
+
+/**********************************************************************/
+
+/*
+ * GIC Distributor Function Prototypes
+ */
+
+/*
+ * ConfigGICD - configure GIC Distributor prior to enabling it
+ *
+ * Inputs:
+ *
+ * control - control flags
+ *
+ * Returns:
+ *
+ *
+ *
+ * NOTE:
+ *
+ * ConfigGICD() will set an absolute flags value, whereas
+ * {En,Dis}ableGICD() will only {set,clear} the flag bits
+ * passed as a parameter
+ */
+void ConfigGICD(GICDCTLRFlags_t flags);
+
+/*
+ * EnableGICD - top-level enable for GIC Distributor
+ *
+ * Inputs:
+ *
+ * flags - new control flags to set
+ *
+ * Returns:
+ *
+ *
+ *
+ * NOTE:
+ *
+ * ConfigGICD() will set an absolute flags value, whereas
+ * {En,Dis}ableGICD() will only {set,clear} the flag bits
+ * passed as a parameter
+ */
+void EnableGICD(GICDCTLRFlags_t flags);
+
+/*
+ * DisableGICD - top-level disable for GIC Distributor
+ *
+ * Inputs
+ *
+ * flags - control flags to clear
+ *
+ * Returns
+ *
+ *
+ *
+ * NOTE:
+ *
+ * ConfigGICD() will set an absolute flags value, whereas
+ * {En,Dis}ableGICD() will only {set,clear} the flag bits
+ * passed as a parameter
+ */
+void DisableGICD(GICDCTLRFlags_t flags);
+
+/*
+ * SyncAREinGICD - synchronise GICD Address Routing Enable bits
+ *
+ * Inputs
+ *
+ * flags - absolute flag bits to set in GIC Distributor
+ *
+ * dosync - flag whether to wait for ARE bits to match passed
+ * flag field (dosync = true), or whether to set absolute
+ * flag bits (dosync = false)
+ *
+ * Returns
+ *
+ *
+ *
+ * NOTE:
+ *
+ * This function is used to resolve a race in an MP system whereby secondary
+ * CPUs cannot reliably program all Redistributor registers until the
+ * primary CPU has enabled Address Routing. The primary CPU will call this
+ * function with dosync = false, while the secondaries will call it with
+ * dosync = true.
+ */
+void SyncAREinGICD(GICDCTLRFlags_t flags, uint32_t dosync);
+
+/*
+ * EnableSPI - enable a specific shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - which interrupt to enable
+ *
+ * Returns:
+ *
+ *
+ */
+void EnableSPI(uint32_t id);
+
+/*
+ * DisableSPI - disable a specific shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - which interrupt to disable
+ *
+ * Returns:
+ *
+ *
+ */
+void DisableSPI(uint32_t id);
+
+/*
+ * SetSPIPriority - configure the priority for a shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * priority - 8-bit priority to program (see note below)
+ *
+ * Returns:
+ *
+ *
+ *
+ * Note:
+ *
+ * The GICv3 architecture makes this function sensitive to the Security
+ * context in terms of what effect it has on the programmed priority: no
+ * attempt is made to adjust for the reduced priority range available
+ * when making Non-Secure accesses to the GIC
+ */
+void SetSPIPriority(uint32_t id, uint32_t priority);
+
+/*
+ * GetSPIPriority - determine the priority for a shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * Returns:
+ *
+ * interrupt priority in the range 0 - 0xff
+ */
+uint32_t GetSPIPriority(uint32_t id);
+
+/*
+ * SetSPIRoute - specify interrupt routing when gicdctlr_ARE is enabled
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * affinity - prepacked "dotted quad" affinity routing. NOTE: use the
+ * gicv3PackAffinity() helper routine to generate this input
+ *
+ * mode - select routing mode (specific affinity, or any recipient)
+ *
+ * Returns:
+ *
+ *
+ */
+void SetSPIRoute(uint32_t id, uint64_t affinity, GICDIROUTERBits_t mode);
+
+/*
+ * GetSPIRoute - read ARE-enabled interrupt routing information
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * Returns:
+ *
+ * routing configuration
+ */
+uint64_t GetSPIRoute(uint32_t id);
+
+/*
+ * SetSPITarget - configure the set of processor targets for an interrupt
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * target - 8-bit target bitmap
+ *
+ * Returns
+ *
+ *
+ */
+void SetSPITarget(uint32_t id, uint32_t target);
+
+/*
+ * GetSPITarget - read the set of processor targets for an interrupt
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ * 8-bit target bitmap
+ */
+uint32_t GetSPITarget(uint32_t id);
+
+/*
+ * ConfigureSPI - setup an interrupt as edge- or level-triggered
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * config - desired configuration
+ *
+ * Returns
+ *
+ *
+ */
+void ConfigureSPI(uint32_t id, GICDICFGRBits_t config);
+
+/*
+ * SetSPIPending - mark an interrupt as pending
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void SetSPIPending(uint32_t id);
+
+/*
+ * ClearSPIPending - mark an interrupt as not pending
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void ClearSPIPending(uint32_t id);
+
+/*
+ * GetSPIPending - query whether an interrupt is pending
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ * pending status
+ */
+uint32_t GetSPIPending(uint32_t id);
+
+/*
+ * SetSPISecurity - mark a shared peripheral interrupt as
+ * security
+ *
+ * Inputs
+ *
+ * id - which interrupt to mark
+ *
+ * group - the group for the interrupt
+ *
+ * Returns
+ *
+ *
+ */
+void SetSPISecurity(uint32_t id, GICIGROUPRBits_t group);
+
+/*
+ * SetSPISecurityBlock - mark a block of 32 shared peripheral
+ * interrupts as security
+ *
+ * Inputs:
+ *
+ * block - which block to mark (e.g. 1 = Ints 32-63)
+ *
+ * group - the group for the interrupts
+ *
+ * Returns:
+ *
+ *
+ */
+void SetSPISecurityBlock(uint32_t block, GICIGROUPRBits_t group);
+
+/*
+ * SetSPISecurityAll - mark all shared peripheral interrupts
+ * as security
+ *
+ * Inputs:
+ *
+ * group - the group for the interrupts
+ *
+ * Returns:
+ *
+ *
+ */
+void SetSPISecurityAll(GICIGROUPRBits_t group);
+
+/**********************************************************************/
+
+/*
+ * GIC Re-Distributor Function Prototypes
+ *
+ * The model for calling Redistributor functions is that, rather than
+ * identifying the target redistributor with every function call, the
+ * SelectRedistributor() function is used to identify which redistributor
+ * is to be used for all functions until a different redistributor is
+ * explicitly selected
+ */
+
+/*
+ * WakeupGICR - wake up a Redistributor
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to wakeup
+ *
+ * Returns:
+ *
+ *
+ */
+void WakeupGICR(uint32_t gicr);
+
+/*
+ * EnablePrivateInt - enable a private (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - which interrupt to enable
+ *
+ * Returns:
+ *
+ *
+ */
+void EnablePrivateInt(uint32_t gicr, uint32_t id);
+
+/*
+ * DisablePrivateInt - disable a private (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - which interrupt to disable
+ *
+ * Returns:
+ *
+ *
+ */
+void DisablePrivateInt(uint32_t gicr, uint32_t id);
+
+/*
+ * SetPrivateIntPriority - configure the priority for a private
+ * (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * priority - 8-bit priority to program (see note below)
+ *
+ * Returns:
+ *
+ *
+ *
+ * Note:
+ *
+ * The GICv3 architecture makes this function sensitive to the Security
+ * context in terms of what effect it has on the programmed priority: no
+ * attempt is made to adjust for the reduced priority range available
+ * when making Non-Secure accesses to the GIC
+ */
+void SetPrivateIntPriority(uint32_t gicr, uint32_t id, uint32_t priority);
+
+/*
+ * GetPrivateIntPriority - configure the priority for a private
+ * (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns:
+ *
+ * Int priority
+ */
+uint32_t GetPrivateIntPriority(uint32_t gicr, uint32_t id);
+
+/*
+ * SetPrivateIntPending - mark a private (SGI/PPI) interrupt as pending
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void SetPrivateIntPending(uint32_t gicr, uint32_t id);
+
+/*
+ * ClearPrivateIntPending - mark a private (SGI/PPI) interrupt as not pending
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void ClearPrivateIntPending(uint32_t gicr, uint32_t id);
+
+/*
+ * GetPrivateIntPending - query whether a private (SGI/PPI) interrupt is pending
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ * pending status
+ */
+uint32_t GetPrivateIntPending(uint32_t gicr, uint32_t id);
+
+/*
+ * SetPrivateIntSecurity - mark a private (SGI/PPI) interrupt as
+ * security
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - which interrupt to mark
+ *
+ * group - the group for the interrupt
+ *
+ * Returns
+ *
+ *
+ */
+void SetPrivateIntSecurity(uint32_t gicr, uint32_t id, GICIGROUPRBits_t group);
+
+/*
+ * SetPrivateIntSecurityBlock - mark all 32 private (SGI/PPI)
+ * interrupts as security
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * group - the group for the interrupt
+ *
+ * Returns:
+ *
+ *
+ */
+void SetPrivateIntSecurityBlock(uint32_t gicr, GICIGROUPRBits_t group);
+
+#endif /* ndef GICV3_h */
+
+/* EOF GICv3.h */
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_aliases.h b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_aliases.h
new file mode 100644
index 00000000..826ba973
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_aliases.h
@@ -0,0 +1,113 @@
+//
+// Aliases for GICv3 registers
+//
+// Copyright (c) 2016-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef GICV3_ALIASES_H
+#define GICV3_ALIASES_H
+
+#ifndef __clang__
+
+/*
+ * Mapping of MSR and MRS to physical and virtual CPU interface registers
+ *
+ * Arm Generic Interrupt Controller Architecture Specification
+ * GIC architecture version 3.0 and version 4.0
+ * Table 8-5
+ */
+#define ICC_AP0R0_EL1 S3_0_C12_C8_4
+#define ICC_AP0R1_EL1 S3_0_C12_C8_5
+#define ICC_AP0R2_EL1 S3_0_C12_C8_6
+#define ICC_AP0R3_EL1 S3_0_C12_C8_7
+
+#define ICC_AP1R0_EL1 S3_0_C12_C9_0
+#define ICC_AP1R1_EL1 S3_0_C12_C9_1
+#define ICC_AP1R2_EL1 S3_0_C12_C9_2
+#define ICC_AP1R3_EL1 S3_0_C12_C9_3
+
+#define ICC_ASGI1R_EL1 S3_0_C12_C11_6
+
+#define ICC_BPR0_EL1 S3_0_C12_C8_3
+#define ICC_BPR1_EL1 S3_0_C12_C12_3
+
+#define ICC_CTLR_EL1 S3_0_C12_C12_4
+#define ICC_CTLR_EL3 S3_6_C12_C12_4
+
+#define ICC_DIR_EL1 S3_0_C12_C11_1
+
+#define ICC_EOIR0_EL1 S3_0_C12_C8_1
+#define ICC_EOIR1_EL1 S3_0_C12_C12_1
+
+#define ICC_HPPIR0_EL1 S3_0_C12_C8_2
+#define ICC_HPPIR1_EL1 S3_0_C12_C12_2
+
+#define ICC_IAR0_EL1 S3_0_C12_C8_0
+#define ICC_IAR1_EL1 S3_0_C12_C12_0
+
+#define ICC_IGRPEN0_EL1 S3_0_C12_C12_6
+#define ICC_IGRPEN1_EL1 S3_0_C12_C12_7
+#define ICC_IGRPEN1_EL3 S3_6_C12_C12_7
+
+#define ICC_PMR_EL1 S3_0_C4_C6_0
+#define ICC_RPR_EL1 S3_0_C12_C11_3
+
+#define ICC_SGI0R_EL1 S3_0_C12_C11_7
+#define ICC_SGI1R_EL1 S3_0_C12_C11_5
+
+#define ICC_SRE_EL1 S3_0_C12_C12_5
+#define ICC_SRE_EL2 S3_4_C12_C9_5
+#define ICC_SRE_EL3 S3_6_C12_C12_5
+
+/*
+ * Mapping of MSR and MRS to virtual interface control registers
+ *
+ * Arm Generic Interrupt Controller Architecture Specification
+ * GIC architecture version 3.0 and version 4.0
+ * Table 8-6
+ */
+#define ICH_AP0R0_EL2 S3_4_C12_C8_0
+#define ICH_AP0R1_EL2 S3_4_C12_C8_1
+#define ICH_AP0R2_EL2 S3_4_C12_C8_2
+#define ICH_AP0R3_EL2 S3_4_C12_C8_3
+
+#define ICH_AP1R0_EL2 S3_4_C12_C9_0
+#define ICH_AP1R1_EL2 S3_4_C12_C9_1
+#define ICH_AP1R2_EL2 S3_4_C12_C9_2
+#define ICH_AP1R3_EL2 S3_4_C12_C9_3
+
+#define ICH_HCR_EL2 S3_4_C12_C11_0
+
+#define ICH_VTR_EL2 S3_4_C12_C11_1
+
+#define ICH_MISR_EL2 S3_4_C12_C11_2
+
+#define ICH_EISR_EL2 S3_4_C12_C11_3
+
+#define ICH_ELRSR_EL2 S3_4_C12_C11_5
+
+#define ICH_VMCR_EL2 S3_4_C12_C11_7
+
+#define ICH_LR0_EL2 S3_4_C12_C12_0
+#define ICH_LR1_EL2 S3_4_C12_C12_1
+#define ICH_LR2_EL2 S3_4_C12_C12_2
+#define ICH_LR3_EL2 S3_4_C12_C12_3
+#define ICH_LR4_EL2 S3_4_C12_C12_4
+#define ICH_LR5_EL2 S3_4_C12_C12_5
+#define ICH_LR6_EL2 S3_4_C12_C12_6
+#define ICH_LR7_EL2 S3_4_C12_C12_7
+#define ICH_LR8_EL2 S3_4_C12_C13_0
+#define ICH_LR9_EL2 S3_4_C12_C13_1
+#define ICH_LR10_EL2 S3_4_C12_C13_2
+#define ICH_LR11_EL2 S3_4_C12_C13_3
+#define ICH_LR12_EL2 S3_4_C12_C13_4
+#define ICH_LR13_EL2 S3_4_C12_C13_5
+#define ICH_LR14_EL2 S3_4_C12_C13_6
+#define ICH_LR15_EL2 S3_4_C12_C13_7
+
+#endif /* not __clang__ */
+
+#endif /* GICV3_ALIASES */
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_gicc.h b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_gicc.h
new file mode 100644
index 00000000..998d92b5
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_gicc.h
@@ -0,0 +1,254 @@
+/*
+ * GICv3_gicc.h - prototypes and inline functions for GICC system register operations
+ *
+ * Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#ifndef GICV3_gicc_h
+#define GICV3_gicc_h
+
+#include "GICv3_aliases.h"
+
+#define stringify_no_expansion(x) #x
+#define stringify(x) stringify_no_expansion(x)
+
+/**********************************************************************/
+
+typedef enum
+{
+ sreSRE = (1 << 0),
+ sreDFB = (1 << 1),
+ sreDIB = (1 << 2),
+ sreEnable = (1 << 3)
+} ICC_SREBits_t;
+
+static inline void setICC_SRE_EL1(ICC_SREBits_t mode)
+{
+ asm("msr "stringify(ICC_SRE_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_SRE_EL1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_SRE_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_SRE_EL2(ICC_SREBits_t mode)
+{
+ asm("msr "stringify(ICC_SRE_EL2)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_SRE_EL2(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_SRE_EL2)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_SRE_EL3(ICC_SREBits_t mode)
+{
+ asm("msr "stringify(ICC_SRE_EL3)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_SRE_EL3(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_SRE_EL3)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+/**********************************************************************/
+
+typedef enum
+{
+ igrpEnable = (1 << 0),
+ igrpEnableGrp1NS = (1 << 0),
+ igrpEnableGrp1S = (1 << 2)
+} ICC_IGRPBits_t;
+
+static inline void setICC_IGRPEN0_EL1(ICC_IGRPBits_t mode)
+{
+ asm("msr "stringify(ICC_IGRPEN0_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline void setICC_IGRPEN1_EL1(ICC_IGRPBits_t mode)
+{
+ asm("msr "stringify(ICC_IGRPEN1_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline void setICC_IGRPEN1_EL3(ICC_IGRPBits_t mode)
+{
+ asm("msr "stringify(ICC_IGRPEN1_EL3)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+/**********************************************************************/
+
+typedef enum
+{
+ ctlrCBPR = (1 << 0),
+ ctlrCBPR_EL1S = (1 << 0),
+ ctlrEOImode = (1 << 1),
+ ctlrCBPR_EL1NS = (1 << 1),
+ ctlrEOImode_EL3 = (1 << 2),
+ ctlrEOImode_EL1S = (1 << 3),
+ ctlrEOImode_EL1NS = (1 << 4),
+ ctlrRM = (1 << 5),
+ ctlrPMHE = (1 << 6)
+} ICC_CTLRBits_t;
+
+static inline void setICC_CTLR_EL1(ICC_CTLRBits_t mode)
+{
+ asm("msr "stringify(ICC_CTLR_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_CTLR_EL1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_CTLR_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_CTLR_EL3(ICC_CTLRBits_t mode)
+{
+ asm("msr "stringify(ICC_CTLR_EL3)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_CTLR_EL3(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_CTLR_EL3)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+/**********************************************************************/
+
+static inline uint64_t getICC_IAR0(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_IAR0_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline uint64_t getICC_IAR1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_IAR1_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_EOIR0(uint32_t interrupt)
+{
+ asm("msr "stringify(ICC_EOIR0_EL1)", %0\n; isb" :: "r" ((uint64_t)interrupt));
+}
+
+static inline void setICC_EOIR1(uint32_t interrupt)
+{
+ asm("msr "stringify(ICC_EOIR1_EL1)", %0\n; isb" :: "r" ((uint64_t)interrupt));
+}
+
+static inline void setICC_DIR(uint32_t interrupt)
+{
+ asm("msr "stringify(ICC_DIR_EL1)", %0\n; isb" :: "r" ((uint64_t)interrupt));
+}
+
+static inline void setICC_PMR(uint32_t priority)
+{
+ asm("msr "stringify(ICC_PMR_EL1)", %0\n; isb" :: "r" ((uint64_t)priority));
+}
+
+static inline void setICC_BPR0(uint32_t binarypoint)
+{
+ asm("msr "stringify(ICC_BPR0_EL1)", %0\n; isb" :: "r" ((uint64_t)binarypoint));
+}
+
+static inline void setICC_BPR1(uint32_t binarypoint)
+{
+ asm("msr "stringify(ICC_BPR1_EL1)", %0\n; isb" :: "r" ((uint64_t)binarypoint));
+}
+
+static inline uint64_t getICC_BPR0(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_BPR0_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline uint64_t getICC_BPR1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_BPR1_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline uint64_t getICC_RPR(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_RPR_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+/**********************************************************************/
+
+typedef enum
+{
+ sgirIRMTarget = 0,
+ sgirIRMAll = (1ull << 40)
+} ICC_SGIRBits_t;
+
+static inline void setICC_SGI0R(uint8_t aff3, uint8_t aff2,
+ uint8_t aff1, ICC_SGIRBits_t irm,
+ uint16_t targetlist, uint8_t intid)
+{
+ uint64_t packedbits = (((uint64_t)aff3 << 48) | ((uint64_t)aff2 << 32) | \
+ ((uint64_t)aff1 << 16) | irm | targetlist | \
+ ((uint64_t)(intid & 0x0f) << 24));
+
+ asm("msr "stringify(ICC_SGI0R_EL1)", %0\n; isb" :: "r" (packedbits));
+}
+
+static inline void setICC_SGI1R(uint8_t aff3, uint8_t aff2,
+ uint8_t aff1, ICC_SGIRBits_t irm,
+ uint16_t targetlist, uint8_t intid)
+{
+ uint64_t packedbits = (((uint64_t)aff3 << 48) | ((uint64_t)aff2 << 32) | \
+ ((uint64_t)aff1 << 16) | irm | targetlist | \
+ ((uint64_t)(intid & 0x0f) << 24));
+
+ asm("msr "stringify(ICC_SGI1R_EL1)", %0\n; isb" :: "r" (packedbits));
+}
+
+static inline void setICC_ASGI1R(uint8_t aff3, uint8_t aff2,
+ uint8_t aff1, ICC_SGIRBits_t irm,
+ uint16_t targetlist, uint8_t intid)
+{
+ uint64_t packedbits = (((uint64_t)aff3 << 48) | ((uint64_t)aff2 << 32) | \
+ ((uint64_t)aff1 << 16) | irm | targetlist | \
+ ((uint64_t)(intid & 0x0f) << 24));
+
+ asm("msr "stringify(ICC_ASGI1R_EL1)", %0\n; isb" :: "r" (packedbits));
+}
+
+#endif /* ndef GICV3_gicc_h */
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_gicd.c b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_gicd.c
new file mode 100644
index 00000000..464ecced
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_gicd.c
@@ -0,0 +1,339 @@
+/*
+ * GICv3_gicd.c - generic driver code for GICv3 distributor
+ *
+ * Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#include
+
+#include "GICv3.h"
+
+typedef struct
+{
+ volatile uint32_t GICD_CTLR; // +0x0000
+ const volatile uint32_t GICD_TYPER; // +0x0004
+ const volatile uint32_t GICD_IIDR; // +0x0008
+
+ const volatile uint32_t padding0; // +0x000c
+
+ volatile uint32_t GICD_STATUSR; // +0x0010
+
+ const volatile uint32_t padding1[3]; // +0x0014
+
+ volatile uint32_t IMP_DEF[8]; // +0x0020
+
+ volatile uint32_t GICD_SETSPI_NSR; // +0x0040
+ const volatile uint32_t padding2; // +0x0044
+ volatile uint32_t GICD_CLRSPI_NSR; // +0x0048
+ const volatile uint32_t padding3; // +0x004c
+ volatile uint32_t GICD_SETSPI_SR; // +0x0050
+ const volatile uint32_t padding4; // +0x0054
+ volatile uint32_t GICD_CLRSPI_SR; // +0x0058
+
+ const volatile uint32_t padding5[3]; // +0x005c
+
+ volatile uint32_t GICD_SEIR; // +0x0068
+
+ const volatile uint32_t padding6[5]; // +0x006c
+
+ volatile uint32_t GICD_IGROUPR[32]; // +0x0080
+
+ volatile uint32_t GICD_ISENABLER[32]; // +0x0100
+ volatile uint32_t GICD_ICENABLER[32]; // +0x0180
+ volatile uint32_t GICD_ISPENDR[32]; // +0x0200
+ volatile uint32_t GICD_ICPENDR[32]; // +0x0280
+ volatile uint32_t GICD_ISACTIVER[32]; // +0x0300
+ volatile uint32_t GICD_ICACTIVER[32]; // +0x0380
+
+ volatile uint8_t GICD_IPRIORITYR[1024]; // +0x0400
+ volatile uint8_t GICD_ITARGETSR[1024]; // +0x0800
+ volatile uint32_t GICD_ICFGR[64]; // +0x0c00
+ volatile uint32_t GICD_IGRPMODR[32]; // +0x0d00
+ const volatile uint32_t padding7[32]; // +0x0d80
+ volatile uint32_t GICD_NSACR[64]; // +0x0e00
+
+ volatile uint32_t GICD_SGIR; // +0x0f00
+
+ const volatile uint32_t padding8[3]; // +0x0f04
+
+ volatile uint32_t GICD_CPENDSGIR[4]; // +0x0f10
+ volatile uint32_t GICD_SPENDSGIR[4]; // +0x0f20
+
+ const volatile uint32_t padding9[52]; // +0x0f30
+ const volatile uint32_t padding10[5120]; // +0x1000
+
+ volatile uint64_t GICD_IROUTER[1024]; // +0x6000
+} GICv3_distributor;
+
+/*
+ * use the scatter file to place GICD
+ */
+GICv3_distributor __attribute__((section(".gicd"))) gicd;
+
+void ConfigGICD(GICDCTLRFlags_t flags)
+{
+ gicd.GICD_CTLR = flags;
+}
+
+void EnableGICD(GICDCTLRFlags_t flags)
+{
+ gicd.GICD_CTLR |= flags;
+}
+
+void DisableGICD(GICDCTLRFlags_t flags)
+{
+ gicd.GICD_CTLR &= ~flags;
+}
+
+void SyncAREinGICD(GICDCTLRFlags_t flags, uint32_t dosync)
+{
+ if (dosync)
+ {
+ const uint32_t tmask = gicdctlr_ARE_S | gicdctlr_ARE_NS;
+ const uint32_t tval = flags & tmask;
+
+ while ((gicd.GICD_CTLR & tmask) != tval)
+ continue;
+ }
+ else
+ gicd.GICD_CTLR = flags;
+}
+
+void EnableSPI(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ISENABLER has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ISENABLER);
+ id &= 32 - 1;
+
+ gicd.GICD_ISENABLER[bank] = 1 << id;
+
+ return;
+}
+
+void DisableSPI(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ISENABLER has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ICENABLER);
+ id &= 32 - 1;
+
+ gicd.GICD_ICENABLER[bank] = 1 << id;
+
+ return;
+}
+
+void SetSPIPriority(uint32_t id, uint32_t priority)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IPRIORITYR);
+
+ gicd.GICD_IPRIORITYR[bank] = priority;
+}
+
+uint32_t GetSPIPriority(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IPRIORITYR);
+
+ return (uint32_t)(gicd.GICD_IPRIORITYR[bank]);
+}
+
+void SetSPIRoute(uint32_t id, uint64_t affinity, GICDIROUTERBits_t mode)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IROUTER has one doubleword-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IROUTER);
+
+ gicd.GICD_IROUTER[bank] = affinity | (uint64_t)mode;
+}
+
+uint64_t GetSPIRoute(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IROUTER has one doubleword-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IROUTER);
+
+ return gicd.GICD_IROUTER[bank];
+}
+
+void SetSPITarget(uint32_t id, uint32_t target)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ITARGETSR has one byte-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_ITARGETSR);
+
+ gicd.GICD_ITARGETSR[bank] = target;
+}
+
+uint32_t GetSPITarget(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ITARGETSR has one byte-wide entry per interrupt
+ */
+ /*
+ * GICD_ITARGETSR has 4 interrupts per register, i.e. 8-bits of
+ * target bitmap per register
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_ITARGETSR);
+
+ return (uint32_t)(gicd.GICD_ITARGETSR[bank]);
+}
+
+void ConfigureSPI(uint32_t id, GICDICFGRBits_t config)
+{
+ uint32_t bank, tmp;
+
+ /*
+ * GICD_ICFGR has 16 interrupts per register, i.e. 2-bits of
+ * configuration per register
+ */
+ bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR);
+ config &= 3;
+
+ id = (id & 0xf) << 1;
+
+ tmp = gicd.GICD_ICFGR[bank];
+ tmp &= ~(3 << id);
+ tmp |= config << id;
+ gicd.GICD_ICFGR[bank] = tmp;
+}
+
+void SetSPIPending(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ISPENDR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ISPENDR);
+ id &= 0x1f;
+
+ gicd.GICD_ISPENDR[bank] = 1 << id;
+}
+
+void ClearSPIPending(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ICPENDR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ICPENDR);
+ id &= 0x1f;
+
+ gicd.GICD_ICPENDR[bank] = 1 << id;
+}
+
+uint32_t GetSPIPending(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ICPENDR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ICPENDR);
+ id &= 0x1f;
+
+ return (gicd.GICD_ICPENDR[bank] >> id) & 1;
+}
+
+void SetSPISecurity(uint32_t id, GICIGROUPRBits_t group)
+{
+ uint32_t bank, groupmod;
+
+ /*
+ * GICD_IGROUPR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_IGROUPR);
+ id &= 0x1f;
+
+ /*
+ * the single group argument is split into two separate
+ * registers, so filter out and remove the (new to gicv3)
+ * group modifier bit
+ */
+ groupmod = (group >> 1) & 1;
+ group &= 1;
+
+ /*
+ * either set or clear the Group bit for the interrupt as appropriate
+ */
+ if (group)
+ gicd.GICD_IGROUPR[bank] |= 1 << id;
+ else
+ gicd.GICD_IGROUPR[bank] &= ~(1 << id);
+
+ /*
+ * now deal with groupmod
+ */
+ if (groupmod)
+ gicd.GICD_IGRPMODR[bank] |= 1 << id;
+ else
+ gicd.GICD_IGRPMODR[bank] &= ~(1 << id);
+}
+
+void SetSPISecurityBlock(uint32_t block, GICIGROUPRBits_t group)
+{
+ uint32_t groupmod;
+ const uint32_t nbits = (sizeof group * 8) - 1;
+
+ /*
+ * GICD_IGROUPR has 32 interrupts per register
+ */
+ block &= RANGE_LIMIT(gicd.GICD_IGROUPR);
+
+ /*
+ * get each bit of group config duplicated over all 32-bits in a word
+ */
+ groupmod = (uint32_t)(((int32_t)group << (nbits - 1)) >> 31);
+ group = (uint32_t)(((int32_t)group << nbits) >> 31);
+
+ /*
+ * set the security state for this block of SPIs
+ */
+ gicd.GICD_IGROUPR[block] = group;
+ gicd.GICD_IGRPMODR[block] = groupmod;
+}
+
+void SetSPISecurityAll(GICIGROUPRBits_t group)
+{
+ uint32_t block;
+
+ /*
+ * GICD_TYPER.ITLinesNumber gives (No. SPIS / 32) - 1, and we
+ * want to iterate over all blocks excluding 0 (which are the
+ * SGI/PPI interrupts, and not relevant here)
+ */
+ for (block = (gicd.GICD_TYPER & ((1 << 5) - 1)); block > 0; --block)
+ SetSPISecurityBlock(block, group);
+}
+
+/* EOF GICv3_gicd.c */
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_gicr.c b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_gicr.c
new file mode 100644
index 00000000..26b5af8a
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/GICv3_gicr.c
@@ -0,0 +1,308 @@
+/*
+ * GICv3_gicr.c - generic driver code for GICv3 redistributor
+ *
+ * Copyright (c) 2014-2019 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#include "GICv3.h"
+
+/*
+ * physical LPI Redistributor register map
+ */
+typedef struct
+{
+ volatile uint32_t GICR_CTLR; // +0x0000 - RW - Redistributor Control Register
+ const volatile uint32_t GICR_IIDR; // +0x0004 - RO - Implementer Identification Register
+ const volatile uint32_t GICR_TYPER[2]; // +0x0008 - RO - Redistributor Type Register
+ volatile uint32_t GICR_STATUSR; // +0x0010 - RW - Error Reporting Status Register, optional
+ volatile uint32_t GICR_WAKER; // +0x0014 - RW - Redistributor Wake Register
+ const volatile uint32_t padding1[2]; // +0x0018 - RESERVED
+#ifndef USE_GIC600
+ volatile uint32_t IMPDEF1[8]; // +0x0020 - ?? - IMPLEMENTATION DEFINED
+#else
+ volatile uint32_t GICR_FCTLR; // +0x0020 - RW - Function Control Register
+ volatile uint32_t GICR_PWRR; // +0x0024 - RW - Power Management Control Register
+ volatile uint32_t GICR_CLASS; // +0x0028 - RW - Class Register
+ const volatile uint32_t padding2[5]; // +0x002C - RESERVED
+#endif
+ volatile uint64_t GICR_SETLPIR; // +0x0040 - WO - Set LPI Pending Register
+ volatile uint64_t GICR_CLRLPIR; // +0x0048 - WO - Clear LPI Pending Register
+ const volatile uint32_t padding3[8]; // +0x0050 - RESERVED
+ volatile uint64_t GICR_PROPBASER; // +0x0070 - RW - Redistributor Properties Base Address Register
+ volatile uint64_t GICR_PENDBASER; // +0x0078 - RW - Redistributor LPI Pending Table Base Address Register
+ const volatile uint32_t padding4[8]; // +0x0080 - RESERVED
+ volatile uint64_t GICR_INVLPIR; // +0x00A0 - WO - Redistributor Invalidate LPI Register
+ const volatile uint32_t padding5[2]; // +0x00A8 - RESERVED
+ volatile uint64_t GICR_INVALLR; // +0x00B0 - WO - Redistributor Invalidate All Register
+ const volatile uint32_t padding6[2]; // +0x00B8 - RESERVED
+ volatile uint64_t GICR_SYNCR; // +0x00C0 - RO - Redistributor Synchronize Register
+ const volatile uint32_t padding7[2]; // +0x00C8 - RESERVED
+ const volatile uint32_t padding8[12]; // +0x00D0 - RESERVED
+ volatile uint64_t IMPDEF2; // +0x0100 - WO - IMPLEMENTATION DEFINED
+ const volatile uint32_t padding9[2]; // +0x0108 - RESERVED
+ volatile uint64_t IMPDEF3; // +0x0110 - WO - IMPLEMENTATION DEFINED
+ const volatile uint32_t padding10[2]; // +0x0118 - RESERVED
+} GICv3_redistributor_RD;
+
+/*
+ * SGI and PPI Redistributor register map
+ */
+typedef struct
+{
+ const volatile uint32_t padding1[32]; // +0x0000 - RESERVED
+ volatile uint32_t GICR_IGROUPR0; // +0x0080 - RW - Interrupt Group Registers (Security Registers in GICv1)
+ const volatile uint32_t padding2[31]; // +0x0084 - RESERVED
+ volatile uint32_t GICR_ISENABLER; // +0x0100 - RW - Interrupt Set-Enable Registers
+ const volatile uint32_t padding3[31]; // +0x0104 - RESERVED
+ volatile uint32_t GICR_ICENABLER; // +0x0180 - RW - Interrupt Clear-Enable Registers
+ const volatile uint32_t padding4[31]; // +0x0184 - RESERVED
+ volatile uint32_t GICR_ISPENDR; // +0x0200 - RW - Interrupt Set-Pending Registers
+ const volatile uint32_t padding5[31]; // +0x0204 - RESERVED
+ volatile uint32_t GICR_ICPENDR; // +0x0280 - RW - Interrupt Clear-Pending Registers
+ const volatile uint32_t padding6[31]; // +0x0284 - RESERVED
+ volatile uint32_t GICR_ISACTIVER; // +0x0300 - RW - Interrupt Set-Active Register
+ const volatile uint32_t padding7[31]; // +0x0304 - RESERVED
+ volatile uint32_t GICR_ICACTIVER; // +0x0380 - RW - Interrupt Clear-Active Register
+ const volatile uint32_t padding8[31]; // +0x0184 - RESERVED
+ volatile uint8_t GICR_IPRIORITYR[32]; // +0x0400 - RW - Interrupt Priority Registers
+ const volatile uint32_t padding9[504]; // +0x0420 - RESERVED
+ volatile uint32_t GICR_ICnoFGR[2]; // +0x0C00 - RW - Interrupt Configuration Registers
+ const volatile uint32_t padding10[62]; // +0x0C08 - RESERVED
+ volatile uint32_t GICR_IGRPMODR0; // +0x0D00 - RW - ????
+ const volatile uint32_t padding11[63]; // +0x0D04 - RESERVED
+ volatile uint32_t GICR_NSACR; // +0x0E00 - RW - Non-Secure Access Control Register
+} GICv3_redistributor_SGI;
+
+/*
+ * We have a multiplicity of GIC Redistributors; on the GIC-AEM and
+ * GIC-500 they are arranged as one 128KB region per redistributor: one
+ * 64KB page of GICR LPI registers, and one 64KB page of GICR Private
+ * Int registers
+ */
+typedef struct
+{
+ union
+ {
+ GICv3_redistributor_RD RD_base;
+ uint8_t padding[64 * 1024];
+ } RDblock;
+
+ union
+ {
+ GICv3_redistributor_SGI SGI_base;
+ uint8_t padding[64 * 1024];
+ } SGIblock;
+} GICv3_GICR;
+
+/*
+ * use the scatter file to place GIC Redistributor base address
+ *
+ * although this code doesn't know how many Redistributor banks
+ * a particular system will have, we declare gicrbase as an array
+ * to avoid unwanted compiler optimisations when calculating the
+ * base of a particular Redistributor bank
+ */
+static const GICv3_GICR gicrbase[2] __attribute__((section (".gicr")));
+
+/**********************************************************************/
+
+/*
+ * utility functions to calculate base of a particular
+ * Redistributor bank
+ */
+
+static inline GICv3_redistributor_RD *const getgicrRD(uint32_t gicr)
+{
+ GICv3_GICR *const arraybase = (GICv3_GICR *const)&gicrbase;
+
+ return &((arraybase + gicr)->RDblock.RD_base);
+}
+
+static inline GICv3_redistributor_SGI *const getgicrSGI(uint32_t gicr)
+{
+ GICv3_GICR *arraybase = (GICv3_GICR *)(&gicrbase);
+
+ return &(arraybase[gicr].SGIblock.SGI_base);
+}
+
+/**********************************************************************/
+
+// This function walks a block of RDs to find one with the matching affinity
+uint32_t GetGICR(uint32_t affinity)
+{
+ GICv3_redistributor_RD* gicr;
+ uint32_t index = 0;
+
+ do
+ {
+ gicr = getgicrRD(index);
+ if (gicr->GICR_TYPER[1] == affinity)
+ return index;
+
+ index++;
+ }
+ while((gicr->GICR_TYPER[0] & (1<<4)) == 0); // Keep looking until GICR_TYPER.Last reports no more RDs in block
+
+ return 0xFFFFFFFF; // return -1 to signal not RD found
+}
+
+void WakeupGICR(uint32_t gicr)
+{
+ GICv3_redistributor_RD *const gicrRD = getgicrRD(gicr);
+#ifdef USE_GIC600
+ //Power up Re-distributor for GIC-600
+ gicrRD->GICR_PWRR = 0x2;
+#endif
+
+ /*
+ * step 1 - ensure GICR_WAKER.ProcessorSleep is off
+ */
+ gicrRD->GICR_WAKER &= ~gicrwaker_ProcessorSleep;
+
+ /*
+ * step 2 - wait for children asleep to be cleared
+ */
+ while ((gicrRD->GICR_WAKER & gicrwaker_ChildrenAsleep) != 0)
+ continue;
+
+ /*
+ * OK, GICR is go
+ */
+ return;
+}
+
+void EnablePrivateInt(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ id &= 0x1f;
+
+ gicrSGI->GICR_ISENABLER = 1 << id;
+}
+
+void DisablePrivateInt(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ id &= 0x1f;
+
+ gicrSGI->GICR_ICENABLER = 1 << id;
+}
+
+void SetPrivateIntPriority(uint32_t gicr, uint32_t id, uint32_t priority)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ id &= RANGE_LIMIT(gicrSGI->GICR_IPRIORITYR);
+
+ gicrSGI->GICR_IPRIORITYR[id] = priority;
+}
+
+uint32_t GetPrivateIntPriority(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ id &= RANGE_LIMIT(gicrSGI->GICR_IPRIORITYR);
+
+ return (uint32_t)(gicrSGI->GICR_IPRIORITYR[id]);
+}
+
+void SetPrivateIntPending(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICR_ISPENDR is one 32-bit register
+ */
+ id &= 0x1f;
+
+ gicrSGI->GICR_ISPENDR = 1 << id;
+}
+
+void ClearPrivateIntPending(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICR_ICPENDR is one 32-bit register
+ */
+ id &= 0x1f;
+
+ gicrSGI->GICR_ICPENDR = 1 << id;
+}
+
+uint32_t GetPrivateIntPending(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICR_ISPENDR is one 32-bit register
+ */
+ id &= 0x1f;
+
+ return (gicrSGI->GICR_ISPENDR >> id) & 0x01;
+}
+
+void SetPrivateIntSecurity(uint32_t gicr, uint32_t id, GICIGROUPRBits_t group)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+ uint32_t groupmod;
+
+ /*
+ * GICR_IGROUPR0 is one 32-bit register
+ */
+ id &= 0x1f;
+
+ /*
+ * the single group argument is split into two separate
+ * registers, so filter out and remove the (new to gicv3)
+ * group modifier bit
+ */
+ groupmod = (group >> 1) & 1;
+ group &= 1;
+
+ /*
+ * either set or clear the Group bit for the interrupt as appropriate
+ */
+ if (group)
+ gicrSGI->GICR_IGROUPR0 |= 1 << id;
+ else
+ gicrSGI->GICR_IGROUPR0 &= ~(1 << id);
+
+ /*
+ * now deal with groupmod
+ */
+ if (groupmod)
+ gicrSGI->GICR_IGRPMODR0 |= 1 << id;
+ else
+ gicrSGI->GICR_IGRPMODR0 &= ~(1 << id);
+}
+
+void SetPrivateIntSecurityBlock(uint32_t gicr, GICIGROUPRBits_t group)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+ const uint32_t nbits = (sizeof group * 8) - 1;
+ uint32_t groupmod;
+
+ /*
+ * get each bit of group config duplicated over all 32-bits
+ */
+ groupmod = (uint32_t)(((int32_t)group << (nbits - 1)) >> 31);
+ group = (uint32_t)(((int32_t)group << nbits) >> 31);
+
+ /*
+ * set the security state for this block of SPIs
+ */
+ gicrSGI->GICR_IGROUPR0 = group;
+ gicrSGI->GICR_IGRPMODR0 = groupmod;
+}
+
+/* EOF GICv3_gicr.c */
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/MP_Mutexes.S b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/MP_Mutexes.S
new file mode 100644
index 00000000..c787c3f5
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/MP_Mutexes.S
@@ -0,0 +1,133 @@
+//
+// Armv8-A AArch64 - Basic Mutex Example
+// Includes the option (USE_LSE_ATOMIC) to use Large System Extension (LSE) atomics introduced in Armv8.1-A
+//
+// Copyright (c) 2012-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+
+ .text
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+
+ .global _mutex_initialize
+ .global _mutex_acquire
+ .global _mutex_release
+
+//
+// These routines implement the mutex management functions required for running
+// the Arm C library in a multi-threaded environment.
+//
+// They use a value of 0 to represent an unlocked mutex, and 1 for a locked mutex
+//
+// **********************************************************************
+//
+
+ .type _mutex_initialize, "function"
+ .cfi_startproc
+_mutex_initialize:
+
+ //
+ // mark the mutex as unlocked
+ //
+ mov w1, #0
+ str w1, [x0]
+
+ //
+ // we are running multi-threaded, so set a non-zero return
+ // value (function prototype says use 1)
+ //
+ mov w0, #1
+ ret
+ .cfi_endproc
+
+#if !defined(USE_LSE_ATOMIC)
+
+ .type _mutex_acquire, "function"
+ .cfi_startproc
+_mutex_acquire:
+
+ //
+ // send ourselves an event, so we don't stick on the wfe at the
+ // top of the loop
+ //
+ sevl
+
+ //
+ // wait until the mutex is available
+ //
+loop:
+ wfe
+ ldaxr w1, [x0]
+ cbnz w1, loop
+
+ //
+ // mutex is (at least, it was) available - try to claim it
+ //
+ mov w1, #1
+ stxr w2, w1, [x0]
+ cbnz w2, loop
+
+ //
+ // OK, we have the mutex, our work is done here
+ //
+ ret
+ .cfi_endproc
+
+
+ .type _mutex_release, "function"
+ .cfi_startproc
+_mutex_release:
+
+ mov w1, #0
+ stlr w1, [x0]
+ ret
+ .cfi_endproc
+
+#else // LSE version
+
+ .type _mutex_acquire, "function"
+ .cfi_startproc
+_mutex_acquire:
+ // This uses a "ticket lock". The lock is stored as a 32-bit value:
+ // - the upper 16-bits record the thread's ticket number ("take a ticket")
+ // - the lower 16-bits record the ticket being served ("now serving")
+
+ // atomically load then increment the thread's ticket number ("take a ticket")
+ mov w3, #(1 << 16)
+ ldadda w3, w1, [x0]
+
+ // is the ticket now being served?
+ eor w2, w1, w1, ror #16
+ cbz w2, loop_exit
+
+ // no, so wait for the ticket to be served
+
+ // send a local event to avoid missing an unlock before the exclusive load
+ sevl
+
+loop:
+ wfe
+ ldaxrh w3, [x0]
+ eor w2, w3, w1, lsr #16
+ cbnz w2, loop
+
+ //
+ // OK, we have the mutex, our work is done here
+ //
+loop_exit:
+ ret
+ .cfi_endproc
+
+
+ .type _mutex_release, "function"
+ .cfi_startproc
+_mutex_release:
+ mov w1, #1
+ staddlh w1, [x0]
+ ret
+ .cfi_endproc
+#endif
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/MP_Mutexes.h b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/MP_Mutexes.h
new file mode 100644
index 00000000..ec1a1d28
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/MP_Mutexes.h
@@ -0,0 +1,66 @@
+/*
+ * Armv8-A AArch64 - Basic Mutex Example
+ *
+ * Copyright (c) 2012-2014 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#ifndef MP_MUTEX_H
+#define MP_MUTEX_H
+
+/*
+ * The Arm C library calls-out to these functions to manage multithreading.
+ * They can also be called by user application code.
+ *
+ * Mutex type is specified by the Arm C library
+ *
+ * Declare function prototypes for libc mutex routines
+ */
+typedef signed int *mutex;
+
+/*
+ * int _mutex_initialize(mutex *m)
+ *
+ * Inputs
+ * mutex *m - pointer to the 32-bit word associated with the mutex
+ *
+ * Returns
+ * 0 - application is non-threaded
+ * 1 - application is threaded
+ * The C library uses the return result to indicate whether it is being used in a multithreaded environment.
+ */
+int _mutex_initialize(mutex *m);
+
+/*
+ * void _mutex_acquire(mutex *m)
+ *
+ * Inputs
+ * mutex *m - pointer to the 32-bit word associated with the mutex
+ *
+ * Returns
+ *
+ *
+ * Side Effects
+ * Routine does not return until the mutex has been claimed. A load-acquire
+ * is used to guarantee that the mutex claim is properly ordered with
+ * respect to any accesses to the resource protected by the mutex
+ */
+void _mutex_acquire(mutex *m);
+
+/*
+ * void _mutex_release(mutex *m)
+ *
+ * Inputs
+ * mutex *m - pointer to the 32-bit word associated with the mutex
+ *
+ * Returns
+ *
+ *
+ * Side Effects
+ * A store-release is used to guarantee that the mutex release is properly
+ * ordered with respect any accesses to the resource protected by the mutex
+ */
+void _mutex_release(mutex *m);
+
+#endif
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/PPM_AEM.h b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/PPM_AEM.h
new file mode 100644
index 00000000..f7501eeb
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/PPM_AEM.h
@@ -0,0 +1,66 @@
+//
+// Private Peripheral Map for the v8 Architecture Envelope Model
+//
+// Copyright (c) 2012-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef PPM_AEM_H
+#define PPM_AEM_H
+
+//
+// Distributor layout
+//
+#define GICD_CTLR 0x0000
+#define GICD_TYPER 0x0004
+#define GICD_IIDR 0x0008
+#define GICD_IGROUP 0x0080
+#define GICD_ISENABLE 0x0100
+#define GICD_ICENABLE 0x0180
+#define GICD_ISPEND 0x0200
+#define GICD_ICPEND 0x0280
+#define GICD_ISACTIVE 0x0300
+#define GICD_ICACTIVE 0x0380
+#define GICD_IPRIORITY 0x0400
+#define GICD_ITARGETS 0x0800
+#define GICD_ICFG 0x0c00
+#define GICD_PPISR 0x0d00
+#define GICD_SPISR 0x0d04
+#define GICD_SGIR 0x0f00
+#define GICD_CPENDSGI 0x0f10
+#define GICD_SPENDSGI 0x0f20
+#define GICD_PIDR4 0x0fd0
+#define GICD_PIDR5 0x0fd4
+#define GICD_PIDR6 0x0fd8
+#define GICD_PIDR7 0x0fdc
+#define GICD_PIDR0 0x0fe0
+#define GICD_PIDR1 0x0fe4
+#define GICD_PIDR2 0x0fe8
+#define GICD_PIDR3 0x0fec
+#define GICD_CIDR0 0x0ff0
+#define GICD_CIDR1 0x0ff4
+#define GICD_CIDR2 0x0ff8
+#define GICD_CIDR3 0x0ffc
+
+//
+// CPU Interface layout
+//
+#define GICC_CTLR 0x0000
+#define GICC_PMR 0x0004
+#define GICC_BPR 0x0008
+#define GICC_IAR 0x000c
+#define GICC_EOIR 0x0010
+#define GICC_RPR 0x0014
+#define GICC_HPPIR 0x0018
+#define GICC_ABPR 0x001c
+#define GICC_AIAR 0x0020
+#define GICC_AEOIR 0x0024
+#define GICC_AHPPIR 0x0028
+#define GICC_APR0 0x00d0
+#define GICC_NSAPR0 0x00e0
+#define GICC_IIDR 0x00fc
+#define GICC_DIR 0x1000
+
+#endif // PPM_AEM_H
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sample_threadx.launch b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sample_threadx.launch
new file mode 100644
index 00000000..12938fd1
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sample_threadx.launch
@@ -0,0 +1,328 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sample_threadx.ld b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sample_threadx.ld
new file mode 100644
index 00000000..eec8f12b
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sample_threadx.ld
@@ -0,0 +1,245 @@
+/* Linker script to place sections and symbol values.
+ * It references following symbols, which must be defined in code:
+ * start64 : Entry point
+ *
+ * It defines following symbols, which code can use without definition:
+ * __cs3_peripherals
+ * __code_start
+ * __exidx_start
+ * __exidx_end
+ * __data_start
+ * __preinit_array_start
+ * __preinit_array_end
+ * __init_array_start
+ * __init_array_end
+ * __fini_array_start
+ * __fini_array_end
+ * __bss_start__
+ * __bss_end__
+ * __end__
+ * __stack
+ * __el3_stack
+ * __ttb0_l1
+ * __ttb0_l2_ram
+ * __ttb0_l2_private
+ * __ttb0_l2_periph
+ * __top_of_ram
+ */
+
+ENTRY(start64)
+
+SECTIONS
+{
+ /*
+ * CS3 Peripherals is a 64MB region from 0x1c000000
+ * that includes the following:
+ * System Registers at 0x1C010000
+ * UART0 (PL011) at 0x1C090000
+ * Color LCD Controller (PL111) at 0x1C1F0000
+ * plus a number of others.
+ * CS3_PERIPHERALS is used by the startup code for page-table generation
+ * This region is not truly empty, but we have no
+ * predefined objects that live within it
+ */
+ __cs3_peripherals = 0x1c000000;
+
+ /*
+ * GICv3 distributor
+ */
+ .gicd 0x2f000000 (NOLOAD):
+ {
+ *(.gicd)
+ }
+
+ /*
+ * GICv3 redistributors
+ * 128KB for each redistributor in the system
+ */
+ .gicr 0x2f100000 (NOLOAD):
+ {
+ *(.gicr)
+ }
+
+ .vectors 0x80000000:
+ {
+ __code_start = .;
+ KEEP(*(StartUp))
+ KEEP(*(EL1VECTORS EL2VECTORS EL3VECTORS))
+ }
+
+ .init :
+ {
+ KEEP (*(SORT_NONE(.init)))
+ }
+
+ .text :
+ {
+ *(.text*)
+ }
+
+ .fini :
+ {
+ KEEP (*(SORT_NONE(.fini)))
+ }
+
+ .rodata :
+ {
+ *(.rodata .rodata.* .gnu.linkonce.r.*)
+ }
+
+ .eh_frame :
+ {
+ KEEP (*(.eh_frame))
+ }
+
+ .ARM.extab :
+ {
+ *(.ARM.extab* .gnu.linkonce.armextab.*)
+ }
+
+ .ARM.exidx :
+ {
+ __exidx_start = .;
+ *(.ARM.exidx* .gnu.linkonce.armexidx.*)
+ __exidx_end = .;
+ }
+
+ .preinit_array :
+ {
+ PROVIDE_HIDDEN (__preinit_array_start = .);
+ KEEP (*(.preinit_array))
+ PROVIDE_HIDDEN (__preinit_array_end = .);
+ }
+
+ .init_array :
+ {
+ PROVIDE_HIDDEN (__init_array_start = .);
+ KEEP (*(SORT(.init_array.*)))
+ KEEP (*(.init_array ))
+ PROVIDE_HIDDEN (__init_array_end = .);
+ }
+
+ .fini_array :
+ {
+ PROVIDE_HIDDEN (__fini_array_start = .);
+ KEEP (*(SORT(.fini_array.*)))
+ KEEP (*(.fini_array ))
+ PROVIDE_HIDDEN (__fini_array_end = .);
+ }
+
+ .ctors :
+ {
+ /* gcc uses crtbegin.o to find the start of
+ the constructors, so we make sure it is
+ first. Because this is a wildcard, it
+ doesn't matter if the user does not
+ actually link against crtbegin.o; the
+ linker won't look for a file to match a
+ wildcard. The wildcard also means that it
+ doesn't matter which directory crtbegin.o
+ is in. */
+ KEEP (*crtbegin.o(.ctors))
+ KEEP (*crtbegin?.o(.ctors))
+ /* We don't want to include the .ctor section from
+ the crtend.o file until after the sorted ctors.
+ The .ctor section from the crtend file contains the
+ end of ctors marker and it must be last */
+ KEEP (*(EXCLUDE_FILE (*crtend.o *crtend?.o ) .ctors))
+ KEEP (*(SORT(.ctors.*)))
+ KEEP (*(.ctors))
+ }
+
+ .dtors :
+ {
+ KEEP (*crtbegin.o(.dtors))
+ KEEP (*crtbegin?.o(.dtors))
+ KEEP (*(EXCLUDE_FILE (*crtend.o *crtend?.o ) .dtors))
+ KEEP (*(SORT(.dtors.*)))
+ KEEP (*(.dtors))
+ }
+
+ .jcr :
+ {
+ KEEP (*(.jcr))
+ }
+
+ .data :
+ {
+ __data_start = . ;
+ *(.data .data.* .gnu.linkonce.d.*)
+ SORT(CONSTRUCTORS)
+ }
+
+ .bss :
+ {
+ . = ALIGN(4);
+ __bss_start__ = .;
+ *(.bss*)
+ *(COMMON)
+ . = ALIGN(4);
+ __bss_end__ = .;
+ }
+
+ .heap (NOLOAD):
+ {
+ . = ALIGN(64);
+ __end__ = .;
+ PROVIDE(end = .);
+ . = . + 0x1000;
+ }
+
+ .stack (NOLOAD):
+ {
+ . = ALIGN(64);
+ . = . + 8 * 0x4000;
+ __handler_stack = .;
+ }
+
+ .stack (NOLOAD):
+ {
+ . = ALIGN(64);
+ . = . + 8 * 0x4000;
+ __stack = .;
+ }
+
+ .el3_stack (NOLOAD):
+ {
+ . = ALIGN(64);
+ . = . + 8 * 0x1000;
+ __el3_stack = .;
+ }
+
+ .ttb0_l1 (NOLOAD):
+ {
+ . = ALIGN(4096);
+ __ttb0_l1 = .;
+ . = . + 0x1000;
+ }
+
+ .ttb0_l2_ram (NOLOAD):
+ {
+ . = ALIGN(4096);
+ __ttb0_l2_ram = .;
+ . = . + 0x1000;
+ }
+
+ .ttb0_l2_private (NOLOAD):
+ {
+ . = ALIGN(4096);
+ __ttb0_l2_private = .;
+ . = . + 0x1000;
+ }
+
+ .ttb0_l2_periph (NOLOAD):
+ {
+ . = ALIGN(4096);
+ __ttb0_l2_periph = .;
+ . = . + 0x1000;
+ }
+
+ /*
+ * The startup code uses the end of this region to calculate
+ * the top of memory - don't place any RAM regions after it
+ */
+ __top_of_ram = .;
+}
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sp804_timer.c b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sp804_timer.c
new file mode 100644
index 00000000..c2ce6faa
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sp804_timer.c
@@ -0,0 +1,122 @@
+// ------------------------------------------------------------
+// SP804 Dual Timer
+//
+// Copyright (c) 2009-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#include "sp804_timer.h"
+
+#define TIMER_SP804_CTRL_TIMEREN (1 << 7)
+#define TIMER_SP804_CTRL_TIMERMODE (1 << 6) // Bit 6:
+#define TIMER_SP804_CTRL_INTENABLE (1 << 5)
+#define TIMER_SP804_CTRL_TIMERSIZE (1 << 1) // Bit 1: 0=16-bit, 1=32-bit
+#define TIMER_SP804_CTRL_ONESHOT (1 << 0) // Bit 0: 0=wrapping, 1=one-shot
+
+#define TIMER_SP804_CTRL_PRESCALE_1 (0 << 2) // clk/1
+#define TIMER_SP804_CTRL_PRESCALE_4 (1 << 2) // clk/4
+#define TIMER_SP804_CTRL_PRESCALE_8 (2 << 2) // clk/8
+
+struct sp804_timer
+{
+ volatile uint32_t Time1Load; // +0x00
+ const volatile uint32_t Time1Value; // +0x04 - RO
+ volatile uint32_t Timer1Control; // +0x08
+ volatile uint32_t Timer1IntClr; // +0x0C - WO
+ const volatile uint32_t Timer1RIS; // +0x10 - RO
+ const volatile uint32_t Timer1MIS; // +0x14 - RO
+ volatile uint32_t Timer1BGLoad; // +0x18
+
+ volatile uint32_t Time2Load; // +0x20
+ volatile uint32_t Time2Value; // +0x24
+ volatile uint8_t Timer2Control; // +0x28
+ volatile uint32_t Timer2IntClr; // +0x2C - WO
+ const volatile uint32_t Timer2RIS; // +0x30 - RO
+ const volatile uint32_t Timer2MIS; // +0x34 - RO
+ volatile uint32_t Timer2BGLoad; // +0x38
+
+ // Not including ID registers
+
+};
+
+// Instance of the dual timer, will be placed using the scatter file
+struct sp804_timer* dual_timer;
+
+
+// Set base address of timer
+// address - virtual address of SP804 timer
+void setTimerBaseAddress(uint64_t address)
+{
+ dual_timer = (struct sp804_timer*)address;
+ return;
+}
+
+
+// Sets up the private timer
+// load_value - Initial value of timer
+// auto_reload - Periodic (SP804_AUTORELOAD) or one shot (SP804_SINGLESHOT)
+// interrupt - Whether to generate an interrupt
+void initTimer(uint32_t load_value, uint32_t auto_reload, uint32_t interrupt)
+{
+ uint32_t tmp = 0;
+
+ dual_timer->Time1Load = load_value;
+
+ // Fixed setting: 32-bit, no prescaling
+ tmp = TIMER_SP804_CTRL_TIMERSIZE | TIMER_SP804_CTRL_PRESCALE_1 | TIMER_SP804_CTRL_TIMERMODE;
+
+ // Settings from parameters: interrupt generation & reload
+ tmp = tmp | interrupt | auto_reload;
+
+ // Write control register
+ dual_timer->Timer1Control = tmp;
+
+ return;
+}
+
+
+// Starts the timer
+void startTimer(void)
+{
+ uint32_t tmp;
+
+ tmp = dual_timer->Timer1Control;
+ tmp = tmp | TIMER_SP804_CTRL_TIMEREN; // Set TimerEn (bit 7)
+ dual_timer->Timer1Control = tmp;
+
+ return;
+}
+
+
+// Stops the timer
+void stopTimer(void)
+{
+ uint32_t tmp;
+
+ tmp = dual_timer->Timer1Control;
+ tmp = tmp & ~TIMER_SP804_CTRL_TIMEREN; // Clear TimerEn (bit 7)
+ dual_timer->Timer1Control = tmp;
+
+ return;
+}
+
+
+// Returns the current timer count
+uint32_t getTimerCount(void)
+{
+ return dual_timer->Time1Value;
+}
+
+
+void clearTimerIrq(void)
+{
+ // A write to this register, of any value, clears the interrupt
+ dual_timer->Timer1IntClr = 1;
+}
+
+
+// ------------------------------------------------------------
+// End of sp804_timer.c
+// ------------------------------------------------------------
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sp804_timer.h b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sp804_timer.h
new file mode 100644
index 00000000..4d423904
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/sp804_timer.h
@@ -0,0 +1,53 @@
+// ------------------------------------------------------------
+// SP804 Dual Timer
+// Header Filer
+//
+// Copyright (c) 2009-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#ifndef _SP804_TIMER_
+#define _SP804_TIMER_
+
+#include
+
+// Set base address of timer
+// address - virtual address of SP804 timer
+void setTimerBaseAddress(uint64_t address);
+
+
+// Sets up the private timer
+// load_value - Initial value of timer
+// auto_reload - Periodic (SP804_AUTORELOAD) or one shot (SP804_SINGLESHOT)
+// interrupt - Whether to generate an interrupt
+
+#define SP804_AUTORELOAD (0)
+#define SP804_SINGLESHOT (1)
+#define SP804_GENERATE_IRQ (1 << 5)
+#define SP804_NO_IRQ (0)
+
+void initTimer(uint32_t load_value, uint32_t auto_reload, uint32_t interrupt);
+
+
+// Starts the timer
+void startTimer(void);
+
+
+// Stops the timer
+void stopTimer(void);
+
+
+// Returns the current timer count
+uint32_t getTimerCount(void);
+
+
+// Clears the timer interrupt
+void clearTimerIrq(void);
+
+#endif
+
+// ------------------------------------------------------------
+// End of sp804_timer.h
+// ------------------------------------------------------------
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/startup.S b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/startup.S
new file mode 100644
index 00000000..b71b45f8
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/startup.S
@@ -0,0 +1,787 @@
+// ------------------------------------------------------------
+// Armv8-A MPCore EL3 AArch64 Startup Code
+//
+// Basic Vectors, MMU, caches and GICv3 initialization
+//
+// Exits in EL1 AArch64
+//
+// Copyright (c) 2014-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#include "v8_mmu.h"
+#include "v8_system.h"
+#include "GICv3_aliases.h"
+
+ .section StartUp, "ax"
+ .balign 4
+
+
+ .global el1_vectors
+ .global el2_vectors
+ .global el3_vectors
+
+ .global InvalidateUDCaches
+ .global ZeroBlock
+
+ .global SetPrivateIntSecurityBlock
+ .global SetSPISecurityAll
+ .global SetPrivateIntPriority
+
+ .global GetGICR
+ .global WakeupGICR
+ .global SyncAREinGICD
+ .global EnableGICD
+ .global EnablePrivateInt
+ .global GetPrivateIntPending
+ .global ClearPrivateIntPending
+
+ .global _start
+ .global MainApp
+
+ .global __code_start
+ .global __ttb0_l1
+ .global __ttb0_l2_ram
+ .global __ttb0_l2_periph
+ .global __top_of_ram
+ .global gicd
+ .global __stack
+ .global __el3_stack
+ .global __cs3_peripherals
+
+
+
+
+// ------------------------------------------------------------
+
+ .global start64
+ .type start64, "function"
+start64:
+
+ //
+ // program the VBARs
+ //
+ ldr x1, =el1_vectors
+ msr VBAR_EL1, x1
+
+ ldr x1, =el2_vectors
+ msr VBAR_EL2, x1
+
+ ldr x1, =el3_vectors
+ msr VBAR_EL3, x1
+
+
+ // GIC-500 comes out of reset in GICv2 compatibility mode - first set
+ // system register enables for all relevant exception levels, and
+ // select GICv3 operating mode
+ //
+ msr SCR_EL3, xzr // Ensure NS bit is initially clear, so secure copy of ICC_SRE_EL1 can be configured
+ isb
+
+ mov x0, #15
+ msr ICC_SRE_EL3, x0
+ isb
+ msr ICC_SRE_EL1, x0 // Secure copy of ICC_SRE_EL1
+
+ //
+ // set lower exception levels as non-secure, with no access
+ // back to EL2 or EL3, and are AArch64 capable
+ //
+ mov x3, #(SCR_EL3_RW | \
+ SCR_EL3_SMD | \
+ SCR_EL3_NS) // Set NS bit, to access Non-secure registers
+ msr SCR_EL3, x3
+ isb
+
+ mov x0, #15
+ msr ICC_SRE_EL2, x0
+ isb
+ msr ICC_SRE_EL1, x0 // Non-secure copy of ICC_SRE_EL1
+
+
+ //
+ // no traps or VM modifications from the Hypervisor, EL1 is AArch64
+ //
+ mov x2, #HCR_EL2_RW
+ msr HCR_EL2, x2
+
+ //
+ // VMID is still significant, even when virtualisation is not
+ // being used, so ensure VTTBR_EL2 is properly initialised
+ //
+ msr VTTBR_EL2, xzr
+
+ //
+ // VMPIDR_EL2 holds the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR_EL1.
+ // VPIDR_EL2 holds the value of the Virtualization Processor ID. This is the value returned by Non-secure EL1 reads of MIDR_EL1.
+ // Both of these registers are architecturally UNKNOWN at reset, and so they must be set to the correct value
+ // (even if EL2/virtualization is not being used), otherwise non-secure EL1 reads of MPIDR_EL1/MIDR_EL1 will return garbage values.
+ // This guarantees that any future reads of MPIDR_EL1 and MIDR_EL1 from Non-secure EL1 will return the correct value.
+ //
+ mrs x0, MPIDR_EL1
+ msr VMPIDR_EL2, x0
+ mrs x0, MIDR_EL1
+ msr VPIDR_EL2, x0
+
+ // extract the core number from MPIDR_EL1 and store it in
+ // x19 (defined by the AAPCS as callee-saved), so we can re-use
+ // the number later
+ //
+ bl GetCPUID
+ mov x19, x0
+
+ //
+ // neither EL3 nor EL2 trap floating point or accesses to CPACR
+ //
+ msr CPTR_EL3, xzr
+ msr CPTR_EL2, xzr
+
+ //
+ // SCTLR_ELx may come out of reset with UNKNOWN values so we will
+ // set the fields to 0 except, possibly, the endianess field(s).
+ // Note that setting SCTLR_EL2 or the EL0 related fields of SCTLR_EL1
+ // is not strictly needed, since we're never in EL2 or EL0
+ //
+#ifdef __ARM_BIG_ENDIAN
+ mov x0, #(SCTLR_ELx_EE | SCTLR_EL1_E0E)
+#else
+ mov x0, #0
+#endif
+ msr SCTLR_EL3, x0
+ msr SCTLR_EL2, x0
+ msr SCTLR_EL1, x0
+
+#ifdef CORTEXA
+ //
+ // Configure ACTLR_EL[23]
+ // ----------------------
+ //
+ // These bits are IMPLEMENTATION DEFINED, so are different for
+ // different processors
+ //
+ // For Cortex-A57, the controls we set are:
+ //
+ // Enable lower level access to CPUACTLR_EL1
+ // Enable lower level access to CPUECTLR_EL1
+ // Enable lower level access to L2CTLR_EL1
+ // Enable lower level access to L2ECTLR_EL1
+ // Enable lower level access to L2ACTLR_EL1
+ //
+ mov x0, #((1 << 0) | \
+ (1 << 1) | \
+ (1 << 4) | \
+ (1 << 5) | \
+ (1 << 6))
+
+ msr ACTLR_EL3, x0
+ msr ACTLR_EL2, x0
+
+ //
+ // configure CPUECTLR_EL1
+ //
+ // These bits are IMP DEF, so need to different for different
+ // processors
+ //
+ // SMPEN - bit 6 - Enables the processor to receive cache
+ // and TLB maintenance operations
+ //
+ // Note: For Cortex-A57/53 SMPEN should be set before enabling
+ // the caches and MMU, or performing any cache and TLB
+ // maintenance operations.
+ //
+ // This register has a defined reset value, so we use a
+ // read-modify-write sequence to set SMPEN
+ //
+ mrs x0, S3_1_c15_c2_1 // Read EL1 CPU Extended Control Register
+ orr x0, x0, #(1 << 6) // Set the SMPEN bit
+ msr S3_1_c15_c2_1, x0 // Write EL1 CPU Extended Control Register
+
+ isb
+#endif
+
+ //
+ // That's the last of the control settings for now
+ //
+ // Note: no ISB after all these changes, as registers won't be
+ // accessed until after an exception return, which is itself a
+ // context synchronisation event
+ //
+
+ //
+ // Setup some EL3 stack space, ready for calling some subroutines, below.
+ //
+ // Stack space allocation is CPU-specific, so use CPU
+ // number already held in x19
+ //
+ // 2^12 bytes per CPU for the EL3 stacks
+ //
+ ldr x0, =__el3_stack
+ sub x0, x0, x19, lsl #12
+ mov sp, x0
+
+ //
+ // we need to configure the GIC while still in secure mode, specifically
+ // all PPIs and SPIs have to be programmed as Group1 interrupts
+ //
+
+ //
+ // Before the GIC can be reliably programmed, we need to
+ // enable Affinity Routing, as this affects where the configuration
+ // registers are (with Affinity Routing enabled, some registers are
+ // in the Redistributor, whereas those same registers are in the
+ // Distributor with Affinity Routing disabled (i.e. when in GICv2
+ // compatibility mode).
+ //
+ mov x0, #(1 << 4) | (1 << 5) // gicdctlr_ARE_S | gicdctlr_ARE_NS
+ mov x1, x19
+ bl SyncAREinGICD
+
+ //
+ // The Redistributor comes out of reset assuming the processor is
+ // asleep - correct that assumption
+ //
+ bl GetAffinity
+ bl GetGICR
+ mov w20, w0 // Keep a copy for later
+ bl WakeupGICR
+
+ //
+ // Now we're ready to set security and other initialisations
+ //
+ // This is a per-CPU configuration for these interrupts
+ //
+ // for the first cluster, CPU number is the redistributor index
+ //
+ mov w0, w20
+ mov w1, #1 // gicigroupr_G1NS
+ bl SetPrivateIntSecurityBlock
+
+ //
+ // While we're in the Secure World, set the priority mask low enough
+ // for it to be writable in the Non-Secure World
+ //
+ //mov x0, #16 << 3 // 5 bits of priority in the Secure world
+ mov x0, #0xFF // for Non-Secure interrupts
+ msr ICC_PMR_EL1, x0
+
+ //
+ // there's more GIC setup to do, but only for the primary CPU
+ //
+ cbnz x19, drop_to_el1
+
+ //
+ // There's more to do to the GIC - call the utility routine to set
+ // all SPIs to Group1
+ //
+ mov w0, #1 // gicigroupr_G1NS
+ bl SetSPISecurityAll
+
+ //
+ // Set up EL1 entry point and "dummy" exception return information,
+ // then perform exception return to enter EL1
+ //
+ .global drop_to_el1
+drop_to_el1:
+ adr x1, el1_entry_aarch64
+ msr ELR_EL3, x1
+ mov x1, #(AARCH64_SPSR_EL1h | \
+ AARCH64_SPSR_F | \
+ AARCH64_SPSR_I | \
+ AARCH64_SPSR_A)
+ msr SPSR_EL3, x1
+ eret
+
+
+
+// ------------------------------------------------------------
+// EL1 - Common start-up code
+// ------------------------------------------------------------
+
+ .global el1_entry_aarch64
+ .type el1_entry_aarch64, "function"
+el1_entry_aarch64:
+
+ //
+ // Now we're in EL1, setup the application stack
+ // the scatter file allocates 2^14 bytes per app stack
+ //
+ ldr x0, =__handler_stack
+ sub x0, x0, x19, lsl #14
+ mov sp, x0
+ MSR SPSel, #0
+ ISB
+ ldr x0, =__stack
+ sub x0, x0, x19, lsl #14
+ mov sp, x0
+
+ //
+ // Enable floating point
+ //
+ mov x0, #CPACR_EL1_FPEN
+ msr CPACR_EL1, x0
+
+ //
+ // Invalidate caches and TLBs for all stage 1
+ // translations used at EL1
+ //
+ // Cortex-A processors automatically invalidate their caches on reset
+ // (unless suppressed with the DBGL1RSTDISABLE or L2RSTDISABLE pins).
+ // It is therefore not necessary for software to invalidate the caches
+ // on startup, however, this is done here in case of a warm reset.
+ bl InvalidateUDCaches
+ tlbi VMALLE1
+
+
+ //
+ // Set TTBR0 Base address
+ //
+ // The CPUs share one set of translation tables that are
+ // generated by CPU0 at run-time
+ //
+ // TTBR1_EL1 is not used in this example
+ //
+ ldr x1, =__ttb0_l1
+ msr TTBR0_EL1, x1
+
+
+ //
+ // Set up memory attributes
+ //
+ // These equate to:
+ //
+ // 0 -> 0b01000100 = 0x00000044 = Normal, Inner/Outer Non-Cacheable
+ // 1 -> 0b11111111 = 0x0000ff00 = Normal, Inner/Outer WriteBack Read/Write Allocate
+ // 2 -> 0b00000100 = 0x00040000 = Device-nGnRE
+ //
+ mov x1, #0xff44
+ movk x1, #4, LSL #16 // equiv to: movk x1, #0x0000000000040000
+ msr MAIR_EL1, x1
+
+
+ //
+ // Set up TCR_EL1
+ //
+ // We're using only TTBR0 (EPD1 = 1), and the page table entries:
+ // - are using an 8-bit ASID from TTBR0
+ // - have a 4K granularity (TG0 = 0b00)
+ // - are outer-shareable (SH0 = 0b10)
+ // - are using Inner & Outer WBWA Normal memory ([IO]RGN0 = 0b01)
+ // - map
+ // + 32 bits of VA space (T0SZ = 0x20)
+ // + into a 32-bit PA space (IPS = 0b000)
+ //
+ // 36 32 28 24 20 16 12 8 4 0
+ // -----+----+----+----+----+----+----+----+----+----+
+ // | | |OOII| | | |OOII| | |
+ // TT | | |RRRR|E T | T| |RRRR|E T | T|
+ // BB | I I|TTSS|GGGG|P 1 | 1|TTSS|GGGG|P 0 | 0|
+ // IIA| P P|GGHH|NNNN|DAS | S|GGHH|NNNN|D S | S|
+ // 10S| S-S|1111|1111|11Z-|---Z|0000|0000|0 Z-|---Z|
+ //
+ // 000 0000 0000 0000 1000 0000 0010 0101 0010 0000
+ //
+ // 0x 8 0 2 5 2 0
+ //
+ // Note: the ISB is needed to ensure the changes to system
+ // context are before the write of SCTLR_EL1.M to enable
+ // the MMU. It is likely on a "real" implementation that
+ // this setup would work without an ISB, due to the
+ // amount of code that gets executed before enabling the
+ // MMU, but that would not be architecturally correct.
+ //
+ ldr x1, =0x0000000000802520
+ msr TCR_EL1, x1
+ isb
+
+ //
+ // x19 already contains the CPU number, so branch to secondary
+ // code if we're not on CPU0
+ //
+ cbnz x19, el1_secondary
+
+ //
+ // Fall through to primary code
+ //
+
+
+//
+// ------------------------------------------------------------
+//
+// EL1 - primary CPU init code
+//
+// This code is run on CPU0, while the other CPUs are in the
+// holding pen
+//
+
+ .global el1_primary
+ .type el1_primary, "function"
+el1_primary:
+
+ //
+ // Turn on the banked GIC distributor enable,
+ // ready for individual CPU enables later
+ //
+ mov w0, #(1 << 1) // gicdctlr_EnableGrp1A
+ bl EnableGICD
+
+ //
+ // Generate TTBR0 L1
+ //
+ // at 4KB granularity, 32-bit VA space, table lookup starts at
+ // L1, with 1GB regions
+ //
+ // we are going to create entries pointing to L2 tables for a
+ // couple of these 1GB regions, the first of which is the
+ // RAM on the VE board model - get the table addresses and
+ // start by emptying out the L1 page tables (4 entries at L1
+ // for a 4K granularity)
+ //
+ // x21 = address of L1 tables
+ //
+ ldr x21, =__ttb0_l1
+ mov x0, x21
+ mov x1, #(4 << 3)
+ bl ZeroBlock
+
+ //
+ // time to start mapping the RAM regions - clear out the
+ // L2 tables and point to them from the L1 tables
+ //
+ // x22 = address of L2 tables, needs to be remembered in case
+ // we want to re-use the tables for mapping peripherals
+ //
+ ldr x22, =__ttb0_l2_ram
+ mov x1, #(512 << 3)
+ mov x0, x22
+ bl ZeroBlock
+
+ //
+ // Get the start address of RAM (the EXEC region) into x4
+ // and calculate the offset into the L1 table (1GB per region,
+ // max 4GB)
+ //
+ // x23 = L1 table offset, saved for later comparison against
+ // peripheral offset
+ //
+ ldr x4, =__code_start
+ ubfx x23, x4, #30, #2
+
+ orr x1, x22, #TT_S1_ATTR_PAGE
+ str x1, [x21, x23, lsl #3]
+
+ //
+ // we've already used the RAM start address in x4 - we now need
+ // to get this in terms of an offset into the L2 page tables,
+ // where each entry covers 2MB
+ //
+ ubfx x2, x4, #21, #9
+
+ //
+ // TOP_OF_RAM in the scatter file marks the end of the
+ // Execute region in RAM: convert the end of this region to an
+ // offset too, being careful to round up, then calculate the
+ // number of entries to write
+ //
+ ldr x5, =__top_of_ram
+ sub x3, x5, #1
+ ubfx x3, x3, #21, #9
+ add x3, x3, #1
+ sub x3, x3, x2
+
+ //
+ // set x1 to the required page table attributes, then orr
+ // in the start address (modulo 2MB)
+ //
+ // L2 tables in our configuration cover 2MB per entry - map
+ // memory as Shared, Normal WBWA (MAIR[1]) with a flat
+ // VA->PA translation
+ //
+ bic x4, x4, #((1 << 21) - 1)
+ ldr x1, =(TT_S1_ATTR_BLOCK | \
+ (1 << TT_S1_ATTR_MATTR_LSB) | \
+ TT_S1_ATTR_NS | \
+ TT_S1_ATTR_AP_RW_PL1 | \
+ TT_S1_ATTR_SH_INNER | \
+ TT_S1_ATTR_AF | \
+ TT_S1_ATTR_nG)
+ orr x1, x1, x4
+
+ //
+ // factor the offset into the page table address and then write
+ // the entries
+ //
+ add x0, x22, x2, lsl #3
+
+loop1:
+ subs x3, x3, #1
+ str x1, [x0], #8
+ add x1, x1, #0x200, LSL #12 // equiv to add x1, x1, #(1 << 21) // 2MB per entry
+ bne loop1
+
+
+ //
+ // now mapping the Peripheral regions - clear out the
+ // L2 tables and point to them from the L1 tables
+ //
+ // The assumption here is that all peripherals live within
+ // a common 1GB region (i.e. that there's a single set of
+ // L2 pages for all the peripherals). We only use a UART
+ // and the GIC in this example, so the assumption is sound
+ //
+ // x24 = address of L2 peripheral tables
+ //
+ ldr x24, =__ttb0_l2_periph
+
+ //
+ // get the GICD address into x4 and calculate
+ // the offset into the L1 table
+ //
+ // x25 = L1 table offset
+ //
+ ldr x4, =gicd
+ ubfx x25, x4, #30, #2
+
+ //
+ // here's the tricky bit: it's possible that the peripherals are
+ // in the same 1GB region as the RAM, in which case we don't need
+ // to prime a separate set of L2 page tables, nor add them to the
+ // L1 tables
+ //
+ // if we're going to re-use the TTB0_L2_RAM tables, get their
+ // address into x24, which is used later on to write the PTEs
+ //
+ cmp x25, x23
+ csel x24, x22, x24, EQ
+ b.eq nol2setup
+
+ //
+ // Peripherals are in a separate 1GB region, and so have their own
+ // set of L2 tables - clean out the tables and add them to the L1
+ // table
+ //
+ mov x0, x24
+ mov x1, #512 << 3
+ bl ZeroBlock
+
+ orr x1, x24, #TT_S1_ATTR_PAGE
+ str x1, [x21, x25, lsl #3]
+
+ //
+ // there's only going to be a single 2MB region for GICD (in
+ // x4) - get this in terms of an offset into the L2 page tables
+ //
+ // with larger systems, it is possible that the GIC redistributor
+ // registers require extra 2MB pages, in which case extra code
+ // would be required here
+ //
+nol2setup:
+ ubfx x2, x4, #21, #9
+
+ //
+ // set x1 to the required page table attributes, then orr
+ // in the start address (modulo 2MB)
+ //
+ // L2 tables in our configuration cover 2MB per entry - map
+ // memory as NS Device-nGnRE (MAIR[2]) with a flat VA->PA
+ // translation
+ //
+ bic x4, x4, #((1 << 21) - 1) // start address mod 2MB
+ ldr x1, =(TT_S1_ATTR_BLOCK | \
+ (2 << TT_S1_ATTR_MATTR_LSB) | \
+ TT_S1_ATTR_NS | \
+ TT_S1_ATTR_AP_RW_PL1 | \
+ TT_S1_ATTR_AF | \
+ TT_S1_ATTR_nG)
+ orr x1, x1, x4
+
+ //
+ // only a single L2 entry for this, so no loop as we have for RAM, above
+ //
+ str x1, [x24, x2, lsl #3]
+
+ //
+ // we have CS3_PERIPHERALS that include the UART controller
+ //
+ // Again, the code is making assumptions - this time that the CS3_PERIPHERALS
+ // region uses the same 1GB portion of the address space as the GICD,
+ // and thus shares the same set of L2 page tables
+ //
+ // Get CS3_PERIPHERALS address into x4 and calculate the offset into the
+ // L2 tables
+ //
+ ldr x4, =__cs3_peripherals
+ ubfx x2, x4, #21, #9
+
+ //
+ // set x1 to the required page table attributes, then orr
+ // in the start address (modulo 2MB)
+ //
+ // L2 tables in our configuration cover 2MB per entry - map
+ // memory as NS Device-nGnRE (MAIR[2]) with a flat VA->PA
+ // translation
+ //
+ bic x4, x4, #((1 << 21) - 1) // start address mod 2MB
+ ldr x1, =(TT_S1_ATTR_BLOCK | \
+ (2 << TT_S1_ATTR_MATTR_LSB) | \
+ TT_S1_ATTR_NS | \
+ TT_S1_ATTR_AP_RW_PL1 | \
+ TT_S1_ATTR_AF | \
+ TT_S1_ATTR_nG)
+ orr x1, x1, x4
+
+ //
+ // only a single L2 entry again - write it
+ //
+ str x1, [x24, x2, lsl #3]
+
+ //
+ // issue a barrier to ensure all table entry writes are complete
+ //
+ dsb ish
+
+ //
+ // Enable the MMU. Caches will be enabled later, after scatterloading.
+ //
+ mrs x1, SCTLR_EL1
+ orr x1, x1, #SCTLR_ELx_M
+ bic x1, x1, #SCTLR_ELx_A // Disable alignment fault checking. To enable, change bic to orr
+ msr SCTLR_EL1, x1
+ isb
+
+ //
+ // The Arm Architecture Reference Manual for Armv8-A states:
+ //
+ // Instruction accesses to Non-cacheable Normal memory can be held in instruction caches.
+ // Correspondingly, the sequence for ensuring that modifications to instructions are available
+ // for execution must include invalidation of the modified locations from the instruction cache,
+ // even if the instructions are held in Normal Non-cacheable memory.
+ // This includes cases where the instruction cache is disabled.
+ //
+
+ dsb ish // ensure all previous stores have completed before invalidating
+ ic ialluis // I cache invalidate all inner shareable to PoU (which includes secondary cores)
+ dsb ish // ensure completion on inner shareable domain (which includes secondary cores)
+ isb
+
+ // Scatter-loading is complete, so enable the caches here, so that the C-library's mutex initialization later will work
+ mrs x1, SCTLR_EL1
+ orr x1, x1, #SCTLR_ELx_C
+ orr x1, x1, #SCTLR_ELx_I
+ msr SCTLR_EL1, x1
+ isb
+
+ // Zero the bss
+ ldr x0, =__bss_start__ // Start of block
+ mov x1, #0 // Fill value
+ ldr x2, =__bss_end__ // End of block
+ sub x2, x2, x0 // Length of block
+ bl memset
+
+ // Set up the standard file handles
+ bl initialise_monitor_handles
+
+ // Set up _fini and fini_array to be called at exit
+ ldr x0, =__libc_fini_array
+ bl atexit
+
+ // Call preinit_array, _init and init_array
+ bl __libc_init_array
+
+ // Set argc = 1, argv[0] = "" and then call main
+ .pushsection .data
+ .align 3
+argv:
+ .dword arg0
+ .dword 0
+arg0:
+ .byte 0
+ .popsection
+
+ mov x0, #1
+ ldr x1, =argv
+ bl main
+
+ b exit // Will not return
+
+// ------------------------------------------------------------
+// EL1 - secondary CPU init code
+//
+// This code is run on CPUs 1, 2, 3 etc....
+// ------------------------------------------------------------
+
+ .global el1_secondary
+ .type el1_secondary, "function"
+el1_secondary:
+
+ //
+ // the primary CPU is going to use SGI 15 as a wakeup event
+ // to let us know when it is OK to proceed, so prepare for
+ // receiving that interrupt
+ //
+ // NS interrupt priorities run from 0 to 15, with 15 being
+ // too low a priority to ever raise an interrupt, so let's
+ // use 14
+ //
+ mov w0, w20
+ mov w1, #15
+ mov w2, #14 << 4 // we're in NS world, so 4 bits of priority,
+ // 8-bit field, - 4 = 4-bit shift
+ bl SetPrivateIntPriority
+
+ mov w0, w20
+ mov w1, #15
+ bl EnablePrivateInt
+
+ //
+ // set priority mask as low as possible; although,being in the
+ // NS World, we can't set bit[7] of the priority, we still
+ // write all 8-bits of priority to an ICC register
+ //
+ mov x0, #31 << 3
+ msr ICC_PMR_EL1, x0
+
+ //
+ // set global enable and wait for our interrupt to arrive
+ //
+ mov x0, #1
+ msr ICC_IGRPEN1_EL1, x0
+ isb
+
+loop_wfi:
+ dsb SY // Clear all pending data accesses
+ wfi // Go to sleep
+
+ //
+ // something woke us from our wait, was it the required interrupt?
+ //
+ mov w0, w20
+ mov w1, #15
+ bl GetPrivateIntPending
+ cbz w0, loop_wfi
+
+ //
+ // it was - there's no need to actually take the interrupt,
+ // so just clear it
+ //
+ mov w0, w20
+ mov w1, #15
+ bl ClearPrivateIntPending
+
+ //
+ // Enable the MMU and caches
+ //
+ mrs x1, SCTLR_EL1
+ orr x1, x1, #SCTLR_ELx_M
+ orr x1, x1, #SCTLR_ELx_C
+ orr x1, x1, #SCTLR_ELx_I
+ bic x1, x1, #SCTLR_ELx_A // Disable alignment fault checking. To enable, change bic to orr
+ msr SCTLR_EL1, x1
+ isb
+
+ //
+ // Branch to thread start
+ //
+ //B MainApp
+
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/timer_interrupts.c b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/timer_interrupts.c
new file mode 100644
index 00000000..8f522217
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/timer_interrupts.c
@@ -0,0 +1,152 @@
+/* Bare-metal example for Armv8-A FVP Base model */
+
+/* Timer and interrupts */
+
+/* Copyright (c) 2016-2018 Arm Limited (or its affiliates). All rights reserved. */
+/* Use, modification and redistribution of this file is subject to your possession of a */
+/* valid End User License Agreement for the Arm Product of which these examples are part of */
+/* and your compliance with all applicable terms and conditions of such licence agreement. */
+
+#include
+
+#include "GICv3.h"
+#include "GICv3_gicc.h"
+#include "sp804_timer.h"
+
+void _tx_timer_interrupt(void);
+
+// LED Base address
+#define LED_BASE (volatile unsigned int *)0x1C010008
+
+
+void nudge_leds(void) // Move LEDs along
+{
+ static int state = 1;
+ static int value = 1;
+
+ if (state)
+ {
+ int max = (1 << 7);
+ value <<= 1;
+ if (value == max)
+ state = 0;
+ }
+ else
+ {
+ value >>= 1;
+ if (value == 1)
+ state = 1;
+ }
+
+ *LED_BASE = value; // Update LEDs hardware
+}
+
+
+// Initialize Timer 0 and Interrupt Controller
+void init_timer(void)
+{
+ // Enable interrupts
+ __asm("MSR DAIFClr, #0xF");
+ setICC_IGRPEN1_EL1(igrpEnable);
+
+ // Configure the SP804 timer to generate an interrupt
+ setTimerBaseAddress(0x1C110000);
+ initTimer(0x200, SP804_AUTORELOAD, SP804_GENERATE_IRQ);
+ startTimer();
+
+ // The SP804 timer generates SPI INTID 34. Enable
+ // this ID, and route it to core 0.0.0.0 (this one!)
+ SetSPIRoute(34, 0, gicdirouter_ModeSpecific); // Route INTID 34 to 0.0.0.0 (this core)
+ SetSPIPriority(34, 0); // Set INTID 34 to priority to 0
+ ConfigureSPI(34, gicdicfgr_Level); // Set INTID 34 as level-sensitive
+ EnableSPI(34); // Enable INTID 34
+}
+
+
+// --------------------------------------------------------
+
+void irqHandler(void)
+{
+ unsigned int ID;
+
+ ID = getICC_IAR1(); // readIntAck();
+
+ // Check for reserved IDs
+ if ((1020 <= ID) && (ID <= 1023))
+ {
+ //printf("irqHandler() - Reserved INTID %d\n\n", ID);
+ return;
+ }
+
+ switch(ID)
+ {
+ case 34:
+ // Dual-Timer 0 (SP804)
+ //printf("irqHandler() - External timer interrupt\n\n");
+ nudge_leds();
+ clearTimerIrq();
+
+ /* Call ThreadX timer interrupt processing. */
+ _tx_timer_interrupt();
+
+ break;
+
+ default:
+ // Unexpected ID value
+ //printf("irqHandler() - Unexpected INTID %d\n\n", ID);
+ break;
+ }
+
+ // Write the End of Interrupt register to tell the GIC
+ // we've finished handling the interrupt
+ setICC_EOIR1(ID); // writeAliasedEOI(ID);
+}
+
+// --------------------------------------------------------
+
+// Not actually used in this example, but provided for completeness
+
+void fiqHandler(void)
+{
+ unsigned int ID;
+ unsigned int aliased = 0;
+
+ ID = getICC_IAR0(); // readIntAck();
+ //printf("fiqHandler() - Read %d from IAR0\n", ID);
+
+ // Check for reserved IDs
+ if ((1020 <= ID) && (ID <= 1023))
+ {
+ //printf("fiqHandler() - Reserved INTID %d\n\n", ID);
+ ID = getICC_IAR1(); // readAliasedIntAck();
+ //printf("fiqHandler() - Read %d from AIAR\n", ID);
+ aliased = 1;
+
+ // If still spurious then simply return
+ if ((1020 <= ID) && (ID <= 1023))
+ return;
+ }
+
+ switch(ID)
+ {
+ case 34:
+ // Dual-Timer 0 (SP804)
+ //printf("fiqHandler() - External timer interrupt\n\n");
+ clearTimerIrq();
+ break;
+
+ default:
+ // Unexpected ID value
+ //printf("fiqHandler() - Unexpected INTID %d\n\n", ID);
+ break;
+ }
+
+ // Write the End of Interrupt register to tell the GIC
+ // we've finished handling the interrupt
+ // NOTE: If the ID was read from the Aliased IAR, then
+ // the aliased EOI register must be used
+ if (aliased == 0)
+ setICC_EOIR0(ID); // writeEOI(ID);
+ else
+ setICC_EOIR1(ID); // writeAliasedEOI(ID);
+}
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/use_model_semihosting.ds b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/use_model_semihosting.ds
new file mode 100644
index 00000000..6fde52b2
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/use_model_semihosting.ds
@@ -0,0 +1 @@
+set semihosting enabled off
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_aarch64.S b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_aarch64.S
new file mode 100644
index 00000000..45445a98
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_aarch64.S
@@ -0,0 +1,179 @@
+// ------------------------------------------------------------
+// Armv8-A AArch64 - Common helper functions
+//
+// Copyright (c) 2012-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#include "v8_system.h"
+
+ .text
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+ .global EnableCachesEL1
+ .global DisableCachesEL1
+ .global InvalidateUDCaches
+ .global GetMIDR
+ .global GetMPIDR
+ .global GetAffinity
+ .global GetCPUID
+
+// ------------------------------------------------------------
+
+//
+// void EnableCachesEL1(void)
+//
+// enable Instruction and Data caches
+//
+ .type EnableCachesEL1, "function"
+ .cfi_startproc
+EnableCachesEL1:
+
+ mrs x0, SCTLR_EL1
+ orr x0, x0, #SCTLR_ELx_I
+ orr x0, x0, #SCTLR_ELx_C
+ msr SCTLR_EL1, x0
+
+ isb
+ ret
+ .cfi_endproc
+
+
+// ------------------------------------------------------------
+
+ .type DisableCachesEL1, "function"
+ .cfi_startproc
+DisableCachesEL1:
+
+ mrs x0, SCTLR_EL1
+ bic x0, x0, #SCTLR_ELx_I
+ bic x0, x0, #SCTLR_ELx_C
+ msr SCTLR_EL1, x0
+
+ isb
+ ret
+ .cfi_endproc
+
+
+// ------------------------------------------------------------
+
+//
+// void InvalidateUDCaches(void)
+//
+// Invalidate data and unified caches
+//
+ .type InvalidateUDCaches, "function"
+ .cfi_startproc
+InvalidateUDCaches:
+ // From the Armv8-A Architecture Reference Manual
+
+ dmb ish // ensure all prior inner-shareable accesses have been observed
+
+ mrs x0, CLIDR_EL1
+ and w3, w0, #0x07000000 // get 2 x level of coherence
+ lsr w3, w3, #23
+ cbz w3, finished
+ mov w10, #0 // w10 = 2 x cache level
+ mov w8, #1 // w8 = constant 0b1
+loop_level:
+ add w2, w10, w10, lsr #1 // calculate 3 x cache level
+ lsr w1, w0, w2 // extract 3-bit cache type for this level
+ and w1, w1, #0x7
+ cmp w1, #2
+ b.lt next_level // no data or unified cache at this level
+ msr CSSELR_EL1, x10 // select this cache level
+ isb // synchronize change of csselr
+ mrs x1, CCSIDR_EL1 // read ccsidr
+ and w2, w1, #7 // w2 = log2(linelen)-4
+ add w2, w2, #4 // w2 = log2(linelen)
+ ubfx w4, w1, #3, #10 // w4 = max way number, right aligned
+ clz w5, w4 // w5 = 32-log2(ways), bit position of way in dc operand
+ lsl w9, w4, w5 // w9 = max way number, aligned to position in dc operand
+ lsl w16, w8, w5 // w16 = amount to decrement way number per iteration
+loop_way:
+ ubfx w7, w1, #13, #15 // w7 = max set number, right aligned
+ lsl w7, w7, w2 // w7 = max set number, aligned to position in dc operand
+ lsl w17, w8, w2 // w17 = amount to decrement set number per iteration
+loop_set:
+ orr w11, w10, w9 // w11 = combine way number and cache number ...
+ orr w11, w11, w7 // ... and set number for dc operand
+ dc isw, x11 // do data cache invalidate by set and way
+ subs w7, w7, w17 // decrement set number
+ b.ge loop_set
+ subs x9, x9, x16 // decrement way number
+ b.ge loop_way
+next_level:
+ add w10, w10, #2 // increment 2 x cache level
+ cmp w3, w10
+ b.gt loop_level
+ dsb sy // ensure completion of previous cache maintenance operation
+ isb
+finished:
+ ret
+ .cfi_endproc
+
+
+// ------------------------------------------------------------
+
+//
+// ID Register functions
+//
+
+ .type GetMIDR, "function"
+ .cfi_startproc
+GetMIDR:
+
+ mrs x0, MIDR_EL1
+ ret
+ .cfi_endproc
+
+
+ .type GetMPIDR, "function"
+ .cfi_startproc
+GetMPIDR:
+
+ mrs x0, MPIDR_EL1
+ ret
+ .cfi_endproc
+
+
+ .type GetAffinity, "function"
+ .cfi_startproc
+GetAffinity:
+
+ mrs x0, MPIDR_EL1
+ ubfx x1, x0, #32, #8
+ bfi w0, w1, #24, #8
+ ret
+ .cfi_endproc
+
+
+ .type GetCPUID, "function"
+ .cfi_startproc
+GetCPUID:
+
+ mrs x0, MIDR_EL1
+ ubfx x0, x0, #4, #12 // extract PartNum
+ cmp x0, #0xD0D // Cortex-A77
+ b.eq DynamIQ
+ cmp x0, #0xD0B // Cortex-A76
+ b.eq DynamIQ
+ cmp x0, #0xD0A // Cortex-A75
+ b.eq DynamIQ
+ cmp x0, #0xD05 // Cortex-A55
+ b.eq DynamIQ
+ b Others
+DynamIQ:
+ mrs x0, MPIDR_EL1
+ ubfx x0, x0, #MPIDR_EL1_AFF1_LSB, #MPIDR_EL1_AFF_WIDTH
+ ret
+
+Others:
+ mrs x0, MPIDR_EL1
+ ubfx x1, x0, #MPIDR_EL1_AFF0_LSB, #MPIDR_EL1_AFF_WIDTH
+ ubfx x2, x0, #MPIDR_EL1_AFF1_LSB, #MPIDR_EL1_AFF_WIDTH
+ add x0, x1, x2, LSL #2
+ ret
+ .cfi_endproc
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_aarch64.h b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_aarch64.h
new file mode 100644
index 00000000..b09079a4
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_aarch64.h
@@ -0,0 +1,103 @@
+/*
+ *
+ * Armv8-A AArch64 common helper functions
+ *
+ * Copyright (c) 2012-2014 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+
+#ifndef V8_AARCH64_H
+#define V8_AARCH64_H
+
+/*
+ * Parameters for data barriers
+ */
+#define OSHLD 1
+#define OSHST 2
+#define OSH 3
+#define NSHLD 5
+#define NSHST 6
+#define NSH 7
+#define ISHLD 9
+#define ISHST 10
+#define ISH 11
+#define LD 13
+#define ST 14
+#define SY 15
+
+/**********************************************************************/
+
+/*
+ * function prototypes
+ */
+
+/*
+ * void InvalidateUDCaches(void)
+ * invalidates all Unified and Data Caches
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ *
+ *
+ * Side Effects
+ * guarantees that all levels of cache will be invalidated before
+ * returning to caller
+ */
+void InvalidateUDCaches(void);
+
+/*
+ * unsigned long long EnableCachesEL1(void)
+ * enables I- and D- caches at EL1
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * New value of SCTLR_EL1
+ *
+ * Side Effects
+ * context will be synchronised before returning to caller
+ */
+unsigned long long EnableCachesEL1(void);
+
+/*
+ * unsigned long long GetMIDR(void)
+ * returns the contents of MIDR_EL0
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * MIDR_EL0
+ */
+unsigned long long GetMIDR(void);
+
+/*
+ * unsigned long long GetMPIDR(void)
+ * returns the contents of MPIDR_EL0
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * MPIDR_EL0
+ */
+unsigned long long GetMPIDR(void);
+
+/*
+ * unsigned int GetCPUID(void)
+ * returns the Aff0 field of MPIDR_EL0
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * MPIDR_EL0[7:0]
+ */
+unsigned int GetCPUID(void);
+
+#endif
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_mmu.h b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_mmu.h
new file mode 100644
index 00000000..bce62b54
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_mmu.h
@@ -0,0 +1,128 @@
+//
+// Defines for v8 Memory Model
+//
+// Copyright (c) 2012-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef V8_MMU_H
+#define V8_MMU_H
+
+//
+// Translation Control Register fields
+//
+// RGN field encodings
+//
+#define TCR_RGN_NC 0b00
+#define TCR_RGN_WBWA 0b01
+#define TCR_RGN_WT 0b10
+#define TCR_RGN_WBRA 0b11
+
+//
+// Shareability encodings
+//
+#define TCR_SHARE_NONE 0b00
+#define TCR_SHARE_OUTER 0b10
+#define TCR_SHARE_INNER 0b11
+
+//
+// Granule size encodings
+//
+#define TCR_GRANULE_4K 0b00
+#define TCR_GRANULE_64K 0b01
+#define TCR_GRANULE_16K 0b10
+
+//
+// Physical Address sizes
+//
+#define TCR_SIZE_4G 0b000
+#define TCR_SIZE_64G 0b001
+#define TCR_SIZE_1T 0b010
+#define TCR_SIZE_4T 0b011
+#define TCR_SIZE_16T 0b100
+#define TCR_SIZE_256T 0b101
+
+//
+// Translation Control Register fields
+//
+#define TCR_EL1_T0SZ_SHIFT 0
+#define TCR_EL1_EPD0 (1 << 7)
+#define TCR_EL1_IRGN0_SHIFT 8
+#define TCR_EL1_ORGN0_SHIFT 10
+#define TCR_EL1_SH0_SHIFT 12
+#define TCR_EL1_TG0_SHIFT 14
+
+#define TCR_EL1_T1SZ_SHIFT 16
+#define TCR_EL1_A1 (1 << 22)
+#define TCR_EL1_EPD1 (1 << 23)
+#define TCR_EL1_IRGN1_SHIFT 24
+#define TCR_EL1_ORGN1_SHIFT 26
+#define TCR_EL1_SH1_SHIFT 28
+#define TCR_EL1_TG1_SHIFT 30
+#define TCR_EL1_IPS_SHIFT 32
+#define TCR_EL1_AS (1 << 36)
+#define TCR_EL1_TBI0 (1 << 37)
+#define TCR_EL1_TBI1 (1 << 38)
+
+//
+// Stage 1 Translation Table descriptor fields
+//
+#define TT_S1_ATTR_FAULT (0b00 << 0)
+#define TT_S1_ATTR_BLOCK (0b01 << 0) // Level 1/2
+#define TT_S1_ATTR_TABLE (0b11 << 0) // Level 0/1/2
+#define TT_S1_ATTR_PAGE (0b11 << 0) // Level 3
+
+#define TT_S1_ATTR_MATTR_LSB 2
+
+#define TT_S1_ATTR_NS (1 << 5)
+
+#define TT_S1_ATTR_AP_RW_PL1 (0b00 << 6)
+#define TT_S1_ATTR_AP_RW_ANY (0b01 << 6)
+#define TT_S1_ATTR_AP_RO_PL1 (0b10 << 6)
+#define TT_S1_ATTR_AP_RO_ANY (0b11 << 6)
+
+#define TT_S1_ATTR_SH_NONE (0b00 << 8)
+#define TT_S1_ATTR_SH_OUTER (0b10 << 8)
+#define TT_S1_ATTR_SH_INNER (0b11 << 8)
+
+#define TT_S1_ATTR_AF (1 << 10)
+#define TT_S1_ATTR_nG (1 << 11)
+
+// OA bits [15:12] - If Armv8.2-LPA is implemented, bits[15:12] are bits[51:48]
+// and bits[47:16] are bits[47:16] of the output address for a page of memory
+
+#define TT_S1_ATTR_nT (1 << 16) // Present if Armv8.4-TTRem is implemented, otherwise RES0
+
+#define TT_S1_ATTR_DBM (1 << 51) // Present if Armv8.1-TTHM is implemented, otherwise RES0
+
+#define TT_S1_ATTR_CONTIG (1 << 52)
+#define TT_S1_ATTR_PXN (1 << 53)
+#define TT_S1_ATTR_UXN (1 << 54)
+
+// PBHA bits[62:59] - If Armv8.2-TTPBHA is implemented, hardware can use these bits
+// for IMPLEMENTATIONDEFINED purposes, otherwise IGNORED
+
+#define TT_S1_MAIR_DEV_nGnRnE 0b00000000
+#define TT_S1_MAIR_DEV_nGnRE 0b00000100
+#define TT_S1_MAIR_DEV_nGRE 0b00001000
+#define TT_S1_MAIR_DEV_GRE 0b00001100
+
+//
+// Inner and Outer Normal memory attributes use the same bit patterns
+// Outer attributes just need to be shifted up
+//
+#define TT_S1_MAIR_OUTER_SHIFT 4
+
+#define TT_S1_MAIR_WT_TRANS_RA 0b0010
+
+#define TT_S1_MAIR_WB_TRANS_RA 0b0110
+#define TT_S1_MAIR_WB_TRANS_RWA 0b0111
+
+#define TT_S1_MAIR_WT_RA 0b1010
+
+#define TT_S1_MAIR_WB_RA 0b1110
+#define TT_S1_MAIR_WB_RWA 0b1111
+
+#endif // V8_MMU_H
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_system.h b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_system.h
new file mode 100644
index 00000000..a62d2a33
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_system.h
@@ -0,0 +1,115 @@
+//
+// Defines for v8 System Registers
+//
+// Copyright (c) 2012-2016 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef V8_SYSTEM_H
+#define V8_SYSTEM_H
+
+//
+// AArch64 SPSR
+//
+#define AARCH64_SPSR_EL3h 0b1101
+#define AARCH64_SPSR_EL3t 0b1100
+#define AARCH64_SPSR_EL2h 0b1001
+#define AARCH64_SPSR_EL2t 0b1000
+#define AARCH64_SPSR_EL1h 0b0101
+#define AARCH64_SPSR_EL1t 0b0100
+#define AARCH64_SPSR_EL0t 0b0000
+#define AARCH64_SPSR_RW (1 << 4)
+#define AARCH64_SPSR_F (1 << 6)
+#define AARCH64_SPSR_I (1 << 7)
+#define AARCH64_SPSR_A (1 << 8)
+#define AARCH64_SPSR_D (1 << 9)
+#define AARCH64_SPSR_IL (1 << 20)
+#define AARCH64_SPSR_SS (1 << 21)
+#define AARCH64_SPSR_V (1 << 28)
+#define AARCH64_SPSR_C (1 << 29)
+#define AARCH64_SPSR_Z (1 << 30)
+#define AARCH64_SPSR_N (1 << 31)
+
+//
+// Multiprocessor Affinity Register
+//
+#define MPIDR_EL1_AFF3_LSB 32
+#define MPIDR_EL1_U (1 << 30)
+#define MPIDR_EL1_MT (1 << 24)
+#define MPIDR_EL1_AFF2_LSB 16
+#define MPIDR_EL1_AFF1_LSB 8
+#define MPIDR_EL1_AFF0_LSB 0
+#define MPIDR_EL1_AFF_WIDTH 8
+
+//
+// Data Cache Zero ID Register
+//
+#define DCZID_EL0_BS_LSB 0
+#define DCZID_EL0_BS_WIDTH 4
+#define DCZID_EL0_DZP_LSB 5
+#define DCZID_EL0_DZP (1 << 5)
+
+//
+// System Control Register
+//
+#define SCTLR_EL1_UCI (1 << 26)
+#define SCTLR_ELx_EE (1 << 25)
+#define SCTLR_EL1_E0E (1 << 24)
+#define SCTLR_ELx_WXN (1 << 19)
+#define SCTLR_EL1_nTWE (1 << 18)
+#define SCTLR_EL1_nTWI (1 << 16)
+#define SCTLR_EL1_UCT (1 << 15)
+#define SCTLR_EL1_DZE (1 << 14)
+#define SCTLR_ELx_I (1 << 12)
+#define SCTLR_EL1_UMA (1 << 9)
+#define SCTLR_EL1_SED (1 << 8)
+#define SCTLR_EL1_ITD (1 << 7)
+#define SCTLR_EL1_THEE (1 << 6)
+#define SCTLR_EL1_CP15BEN (1 << 5)
+#define SCTLR_EL1_SA0 (1 << 4)
+#define SCTLR_ELx_SA (1 << 3)
+#define SCTLR_ELx_C (1 << 2)
+#define SCTLR_ELx_A (1 << 1)
+#define SCTLR_ELx_M (1 << 0)
+
+//
+// Architectural Feature Access Control Register
+//
+#define CPACR_EL1_TTA (1 << 28)
+#define CPACR_EL1_FPEN (3 << 20)
+
+//
+// Architectural Feature Trap Register
+//
+#define CPTR_ELx_TCPAC (1 << 31)
+#define CPTR_ELx_TTA (1 << 20)
+#define CPTR_ELx_TFP (1 << 10)
+
+//
+// Secure Configuration Register
+//
+#define SCR_EL3_TWE (1 << 13)
+#define SCR_EL3_TWI (1 << 12)
+#define SCR_EL3_ST (1 << 11)
+#define SCR_EL3_RW (1 << 10)
+#define SCR_EL3_SIF (1 << 9)
+#define SCR_EL3_HCE (1 << 8)
+#define SCR_EL3_SMD (1 << 7)
+#define SCR_EL3_EA (1 << 3)
+#define SCR_EL3_FIQ (1 << 2)
+#define SCR_EL3_IRQ (1 << 1)
+#define SCR_EL3_NS (1 << 0)
+
+//
+// Hypervisor Configuration Register
+//
+#define HCR_EL2_ID (1 << 33)
+#define HCR_EL2_CD (1 << 32)
+#define HCR_EL2_RW (1 << 31)
+#define HCR_EL2_TRVM (1 << 30)
+#define HCR_EL2_HVC (1 << 29)
+#define HCR_EL2_TDZ (1 << 28)
+
+#endif // V8_SYSTEM_H
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_utils.S b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_utils.S
new file mode 100644
index 00000000..888892a0
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/v8_utils.S
@@ -0,0 +1,69 @@
+//
+// Simple utility routines for baremetal v8 code
+//
+// Copyright (c) 2013-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#include "v8_system.h"
+
+ .text
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+//
+// void *ZeroBlock(void *blockPtr, unsigned int nBytes)
+//
+// Zero fill a block of memory
+// Fill memory pages or similar structures with zeros.
+// The byte count must be a multiple of the block fill size (16 bytes)
+//
+// Inputs:
+// blockPtr - base address of block to fill
+// nBytes - block size, in bytes
+//
+// Returns:
+// pointer to just filled block, NULL if nBytes is
+// incompatible with block fill size
+//
+ .global ZeroBlock
+ .type ZeroBlock, "function"
+ .cfi_startproc
+ZeroBlock:
+
+ //
+ // we fill data by steam, 16 bytes at a time: check that
+ // blocksize is a multiple of that
+ //
+ ubfx x2, x1, #0, #4
+ cbnz x2, incompatible
+
+ //
+ // we already have one register full of zeros, get another
+ //
+ mov x3, x2
+
+ //
+ // OK, set temporary pointer and away we go
+ //
+ add x0, x0, x1
+
+loop0:
+ subs x1, x1, #16
+ stp x2, x3, [x0, #-16]!
+ b.ne loop0
+
+ //
+ // that's all - x0 will be back to its start value
+ //
+ ret
+
+ //
+ // parameters are incompatible with block size - return
+ // an indication that this is so
+ //
+incompatible:
+ mov x0,#0
+ ret
+ .cfi_endproc
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/vectors.S b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/vectors.S
new file mode 100644
index 00000000..7784f98e
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/vectors.S
@@ -0,0 +1,252 @@
+// ------------------------------------------------------------
+// Armv8-A Vector tables
+//
+// Copyright (c) 2014-2016 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+
+ .global el1_vectors
+ .global el2_vectors
+ .global el3_vectors
+ .global c0sync1
+ .global irqHandler
+ .global fiqHandler
+ .global irqFirstLevelHandler
+ .global fiqFirstLevelHandler
+
+ .section EL1VECTORS, "ax"
+ .align 11
+
+//
+// Current EL with SP0
+//
+el1_vectors:
+c0sync1: B c0sync1
+
+ .balign 0x80
+c0irq1: B irqFirstLevelHandler
+
+ .balign 0x80
+c0fiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+c0serr1: B c0serr1
+
+//
+// Current EL with SPx
+//
+ .balign 0x80
+cxsync1: B cxsync1
+
+ .balign 0x80
+cxirq1: B irqFirstLevelHandler
+
+ .balign 0x80
+cxfiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+cxserr1: B cxserr1
+
+//
+// Lower EL using AArch64
+//
+ .balign 0x80
+l64sync1: B l64sync1
+
+ .balign 0x80
+l64irq1: B irqFirstLevelHandler
+
+ .balign 0x80
+l64fiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+l64serr1: B l64serr1
+
+//
+// Lower EL using AArch32
+//
+ .balign 0x80
+l32sync1: B l32sync1
+
+ .balign 0x80
+l32irq1: B irqFirstLevelHandler
+
+ .balign 0x80
+l32fiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+l32serr1: B l32serr1
+
+//----------------------------------------------------------------
+
+ .section EL2VECTORS, "ax"
+ .align 11
+
+//
+// Current EL with SP0
+//
+el2_vectors:
+c0sync2: B c0sync2
+
+ .balign 0x80
+c0irq2: B irqFirstLevelHandler
+
+ .balign 0x80
+c0fiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+c0serr2: B c0serr2
+
+//
+// Current EL with SPx
+//
+ .balign 0x80
+cxsync2: B cxsync2
+
+ .balign 0x80
+cxirq2: B irqFirstLevelHandler
+
+ .balign 0x80
+cxfiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+cxserr2: B cxserr2
+
+//
+// Lower EL using AArch64
+//
+ .balign 0x80
+l64sync2: B l64sync2
+
+ .balign 0x80
+l64irq2: B irqFirstLevelHandler
+
+ .balign 0x80
+l64fiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+l64serr2: B l64serr2
+
+//
+// Lower EL using AArch32
+//
+ .balign 0x80
+l32sync2: B l32sync2
+
+ .balign 0x80
+l32irq2: B irqFirstLevelHandler
+
+ .balign 0x80
+l32fiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+l32serr2: B l32serr2
+
+//----------------------------------------------------------------
+
+ .section EL3VECTORS, "ax"
+ .align 11
+
+//
+// Current EL with SP0
+//
+el3_vectors:
+c0sync3: B c0sync3
+
+ .balign 0x80
+c0irq3: B irqFirstLevelHandler
+
+ .balign 0x80
+c0fiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+c0serr3: B c0serr3
+
+//
+// Current EL with SPx
+//
+ .balign 0x80
+cxsync3: B cxsync3
+
+ .balign 0x80
+cxirq3: B irqFirstLevelHandler
+
+ .balign 0x80
+cxfiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+cxserr3: B cxserr3
+
+//
+// Lower EL using AArch64
+//
+ .balign 0x80
+l64sync3: B l64sync3
+
+ .balign 0x80
+l64irq3: B irqFirstLevelHandler
+
+ .balign 0x80
+l64fiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+l64serr3: B l64serr3
+
+//
+// Lower EL using AArch32
+//
+ .balign 0x80
+l32sync3: B l32sync3
+
+ .balign 0x80
+l32irq3: B irqFirstLevelHandler
+
+ .balign 0x80
+l32fiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+l32serr3: B l32serr3
+
+
+ .section InterruptHandlers, "ax"
+ .balign 4
+
+ .type irqFirstLevelHandler, "function"
+irqFirstLevelHandler:
+ MSR SPSel, 0
+ STP x29, x30, [sp, #-16]!
+ BL _tx_thread_context_save
+ BL irqHandler
+ B _tx_thread_context_restore
+
+ .type fiqFirstLevelHandler, "function"
+fiqFirstLevelHandler:
+ STP x29, x30, [sp, #-16]!
+ STP x18, x19, [sp, #-16]!
+ STP x16, x17, [sp, #-16]!
+ STP x14, x15, [sp, #-16]!
+ STP x12, x13, [sp, #-16]!
+ STP x10, x11, [sp, #-16]!
+ STP x8, x9, [sp, #-16]!
+ STP x6, x7, [sp, #-16]!
+ STP x4, x5, [sp, #-16]!
+ STP x2, x3, [sp, #-16]!
+ STP x0, x1, [sp, #-16]!
+
+ BL fiqHandler
+
+ LDP x0, x1, [sp], #16
+ LDP x2, x3, [sp], #16
+ LDP x4, x5, [sp], #16
+ LDP x6, x7, [sp], #16
+ LDP x8, x9, [sp], #16
+ LDP x10, x11, [sp], #16
+ LDP x12, x13, [sp], #16
+ LDP x14, x15, [sp], #16
+ LDP x16, x17, [sp], #16
+ LDP x18, x19, [sp], #16
+ LDP x29, x30, [sp], #16
+ ERET
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/tx/.cproject b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/tx/.cproject
new file mode 100644
index 00000000..01bcd509
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/tx/.cproject
@@ -0,0 +1,162 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/tx/.project b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/tx/.project
new file mode 100644
index 00000000..863ca5cb
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/tx/.project
@@ -0,0 +1,48 @@
+
+
+ tx
+
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.genmakebuilder
+ clean,full,incremental,
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder
+ full,incremental,
+
+
+
+
+
+ org.eclipse.cdt.core.cnature
+ org.eclipse.cdt.managedbuilder.core.managedBuildNature
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigNature
+
+
+
+ inc_generic
+ 2
+ $%7BPARENT-5-PROJECT_LOC%7D/common/inc
+
+
+ inc_port
+ 2
+ $%7BPARENT-2-PROJECT_LOC%7D/inc
+
+
+ src_generic
+ 2
+ $%7BPARENT-5-PROJECT_LOC%7D/common/src
+
+
+ src_port
+ 2
+ $%7BPARENT-2-PROJECT_LOC%7D/src
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx/ports/gnu/src/tx_initialize_low_level.S b/ports_arch/ARMv8-A/threadx/ports/gnu/src/tx_initialize_low_level.S
new file mode 100644
index 00000000..cb22430a
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx/ports/gnu/src/tx_initialize_low_level.S
@@ -0,0 +1,103 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Initialize */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_initialize_low_level ARMv8-A */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is responsible for any low-level processor */
+/* initialization, including setting up interrupt vectors, setting */
+/* up a periodic timer interrupt source, saving the system stack */
+/* pointer for use in ISR processing later, and finding the first */
+/* available RAM memory address for tx_application_define. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_initialize_kernel_enter ThreadX entry function */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_initialize_low_level(VOID)
+// {
+ .global _tx_initialize_low_level
+ .type _tx_initialize_low_level, @function
+_tx_initialize_low_level:
+
+ MSR DAIFSet, 0x3 // Lockout interrupts
+
+
+ /* Save the system stack pointer. */
+ // _tx_thread_system_stack_ptr = (VOID_PTR) (sp);
+
+ LDR x0, =_tx_thread_system_stack_ptr // Pickup address of system stack ptr
+ MOV x1, sp // Pickup SP
+ SUB x1, x1, #15 //
+ BIC x1, x1, #0xF // Get 16-bit alignment
+ STR x1, [x0] // Store system stack
+
+ /* Save the first available memory address. */
+ // _tx_initialize_unused_memory = (VOID_PTR) Image$$ZI$$Limit;
+
+ LDR x0, =_tx_initialize_unused_memory // Pickup address of unused memory ptr
+ LDR x1, =__top_of_ram // Pickup unused memory address
+ LDR x1, [x1] //
+ STR x1, [x0] // Store unused memory address
+
+ /* Done, return to caller. */
+
+ RET // Return to caller
+// }
diff --git a/ports_arch/ARMv8-A/threadx_modules/common/src/txm_module_manager_port_dispatch.c b/ports_arch/ARMv8-A/threadx_modules/common/src/txm_module_manager_port_dispatch.c
new file mode 100644
index 00000000..600240c9
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_modules/common/src/txm_module_manager_port_dispatch.c
@@ -0,0 +1,85 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Module Manager */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+
+#define TX_SOURCE_CODE
+
+#include "tx_api.h"
+#include "txm_module.h"
+
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _txm_module_manager_port_dispatch Cortex-A35/AC6 */
+/* 6.1.10 */
+/* AUTHOR */
+/* */
+/* Andres Mlinar, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function dispatches the module's kernel request based upon the */
+/* ID and parameters specified in the request. */
+/* */
+/* INPUT */
+/* */
+/* module_instance Module pointer */
+/* kernel_request Module's kernel request */
+/* param_0 First parameter */
+/* param_1 Second parameter */
+/* param_2 Third parameter */
+/* */
+/* OUTPUT */
+/* */
+/* status Completion status */
+/* */
+/* CALLS */
+/* */
+/* Port-specific ThreadX API Calls */
+/* */
+/* CALLED BY */
+/* */
+/* _txm_module_manager_kernel_dispatch */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 01-31-2022 Andres Mlinar Initial Version 6.1.10 */
+/* */
+/**************************************************************************/
+ALIGN_TYPE _txm_module_manager_port_dispatch(TXM_MODULE_INSTANCE *module_instance, ULONG kernel_request, ALIGN_TYPE param_0, ALIGN_TYPE param_1, ALIGN_TYPE param_2)
+{
+
+ALIGN_TYPE return_value = TX_NOT_AVAILABLE;
+
+ switch(kernel_request)
+ {
+ default:
+ {
+ /* Unhandled kernel request, return an error! */
+ break;
+ }
+ }
+
+ return(return_value);
+}
diff --git a/ports_arch/ARMv8-A/threadx_modules/common/src/txm_module_manager_thread_stack_build.S b/ports_arch/ARMv8-A/threadx_modules/common/src/txm_module_manager_thread_stack_build.S
new file mode 100644
index 00000000..2f300bce
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_modules/common/src/txm_module_manager_thread_stack_build.S
@@ -0,0 +1,170 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Module Manager */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _txm_module_manager_thread_stack_build Cortex-A35-SMP/AC6 */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* Andres Mlinar, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function builds a stack frame on the supplied thread's stack. */
+/* The stack frame results in a fake interrupt return to the supplied */
+/* function pointer. */
+/* */
+/* INPUT */
+/* */
+/* thread_ptr Pointer to thread */
+/* function_ptr Pointer to entry function */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_thread_create Create thread service */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 01-31-2022 Andres Mlinar Initial Version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _txm_module_manager_thread_stack_build(TX_THREAD *thread_ptr, VOID (*function_ptr)(TX_THREAD *, TXM_MODULE_INSTANCE *))
+// {
+ .global _txm_module_manager_thread_stack_build
+ .type _txm_module_manager_thread_stack_build, @function
+_txm_module_manager_thread_stack_build:
+
+
+ /* Build an interrupt frame. On Cortex-A35 it should look like this:
+
+ Stack Top: SSPR Initial SSPR
+ ELR Point of interrupt
+ x28 Initial value for x28
+ not used Not used
+ x26 Initial value for x26
+ x27 Initial value for x27
+ x24 Initial value for x24
+ x25 Initial value for x25
+ x22 Initial value for x22
+ x23 Initial value for x23
+ x20 Initial value for x20
+ x21 Initial value for x21
+ x18 Initial value for x18
+ x19 Initial value for x19
+ x16 Initial value for x16
+ x17 Initial value for x17
+ x14 Initial value for x14
+ x15 Initial value for x15
+ x12 Initial value for x12
+ x13 Initial value for x13
+ x10 Initial value for x10
+ x11 Initial value for x11
+ x8 Initial value for x8
+ x9 Initial value for x9
+ x6 Initial value for x6
+ x7 Initial value for x7
+ x4 Initial value for x4
+ x5 Initial value for x5
+ x2 Initial value for x2
+ x3 Initial value for x3
+ x0 Initial value for x0
+ x1 Initial value for x1
+ x29 Initial value for x29 (frame pointer)
+ x30 Initial value for x30 (link register)
+ 0 For stack backtracing
+
+ Stack Bottom: (higher memory address)
+ */
+
+ LDR x4, [x0, #24] // Pickup end of stack area
+ BIC x4, x4, #0xF // Ensure 16-byte alignment
+
+ LDR x5, [x0, #8] // Pickup thread entry info pointer,which is in the stack pointer position of the thread control block.
+ // It was setup in the txm_module_manager_thread_create function. It will be overwritten later in this
+ // function with the actual, initial stack pointer.
+
+ /* Actually build the stack frame. */
+
+ MOV x2, #0 // Build clear value
+ MOV x3, #0 //
+
+ STP x2, x3, [x4, #-16]! // Set backtrace to 0
+ STP x2, x3, [x4, #-16]! // Set initial x29, x30
+ STP x0, x5, [x4, #-16]! // Set initial x0, x1
+ // x0->x0 is the thread control block pointer
+ // x5->x1 is the thread entry info pointer
+ STP x2, x3, [x4, #-16]! // Set initial x2, x3
+ STP x2, x3, [x4, #-16]! // Set initial x4, x5
+ STP x2, x3, [x4, #-16]! // Set initial x6, x7
+ STP x2, x3, [x4, #-16]! // Set initial x8, x9
+ STP x2, x3, [x4, #-16]! // Set initial x10, x11
+ STP x2, x3, [x4, #-16]! // Set initial x12, x13
+ STP x2, x3, [x4, #-16]! // Set initial x14, x15
+ STP x2, x3, [x4, #-16]! // Set initial x16, x17
+ STP x2, x3, [x4, #-16]! // Set initial x18, x19
+ STP x2, x3, [x4, #-16]! // Set initial x20, x21
+ STP x2, x3, [x4, #-16]! // Set initial x22, x23
+ STP x2, x3, [x4, #-16]! // Set initial x24, x25
+ STP x2, x3, [x4, #-16]! // Set initial x26, x27
+ STP x2, x3, [x4, #-16]! // Set initial x28
+#ifdef EL1
+ MOV x2, #0x4 // Build initial SPSR (EL1)
+#else
+#ifdef EL2
+ MOV x2, #0x8 // Build initial SPSR (EL2)
+#else
+ MOV x2, #0xC // Build initial SPSR (EL3)
+#endif
+#endif
+ MOV x3, x1 // Build initial ELR
+ STP x2, x3, [x4, #-16]! // Set initial SPSR & ELR
+
+ /* Setup stack pointer. */
+ /* thread_ptr -> tx_thread_stack_ptr = x2; */
+
+ STR x4, [x0, #8] // Save stack pointer in thread's
+ MOV x3, #1 // Build ready flag
+ STR w3, [x0, #260] // Set ready flag
+ RET // Return to caller
+
+// }
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/example_build/sample_threadx/sample_threadx.c b/ports_arch/ARMv8-A/threadx_smp/common/example_build/sample_threadx/sample_threadx.c
new file mode 100644
index 00000000..17cceb01
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/example_build/sample_threadx/sample_threadx.c
@@ -0,0 +1,393 @@
+/* This is a small demo of the high-performance ThreadX kernel. It includes examples of eight
+ threads of different priorities, using a message queue, semaphore, mutex, event flags group,
+ byte pool, and block pool. */
+
+#include "tx_api.h"
+
+
+extern void init_timer(void); /* in timer_interrupts.c */
+
+
+#define DEMO_STACK_SIZE 1024
+#define DEMO_BYTE_POOL_SIZE 9120
+#define DEMO_BLOCK_POOL_SIZE 100
+#define DEMO_QUEUE_SIZE 100
+
+
+/* Define byte pool memory. */
+
+UCHAR byte_pool_memory[DEMO_BYTE_POOL_SIZE];
+
+
+
+
+/* Define the ThreadX object control blocks... */
+
+TX_THREAD thread_0;
+TX_THREAD thread_1;
+TX_THREAD thread_2;
+TX_THREAD thread_3;
+TX_THREAD thread_4;
+TX_THREAD thread_5;
+TX_THREAD thread_6;
+TX_THREAD thread_7;
+TX_TIMER timer_0;
+TX_QUEUE queue_0;
+TX_SEMAPHORE semaphore_0;
+TX_MUTEX mutex_0;
+TX_EVENT_FLAGS_GROUP event_flags_0;
+TX_BYTE_POOL byte_pool_0;
+TX_BLOCK_POOL block_pool_0;
+
+
+/* Define the counters used in the demo application... */
+
+ULONG thread_0_counter;
+ULONG thread_1_counter;
+ULONG thread_1_messages_sent;
+ULONG thread_2_counter;
+ULONG thread_2_messages_received;
+ULONG thread_3_counter;
+ULONG thread_4_counter;
+ULONG thread_5_counter;
+ULONG thread_6_counter;
+ULONG thread_7_counter;
+
+
+/* Define thread prototypes. */
+
+void thread_0_entry(ULONG thread_input);
+void thread_1_entry(ULONG thread_input);
+void thread_2_entry(ULONG thread_input);
+void thread_3_and_4_entry(ULONG thread_input);
+void thread_5_entry(ULONG thread_input);
+void thread_6_and_7_entry(ULONG thread_input);
+
+
+#ifdef TX_ENABLE_EVENT_TRACE
+
+UCHAR event_buffer[65536];
+
+#endif
+
+
+/* Define main entry point. */
+
+int main(void)
+{
+
+ /* Initialize timer. */
+ init_timer();
+
+ /* Enter ThreadX. */
+ tx_kernel_enter();
+
+ return 0;
+}
+
+
+/* Define what the initial system looks like. */
+
+void tx_application_define(void *first_unused_memory)
+{
+
+CHAR *pointer = TX_NULL;
+
+
+#ifdef TX_ENABLE_EVENT_TRACE
+
+ tx_trace_enable(event_buffer, sizeof(event_buffer), 32);
+#endif
+
+ /* Create a byte memory pool from which to allocate the thread stacks. */
+ tx_byte_pool_create(&byte_pool_0, "byte pool 0", byte_pool_memory, DEMO_BYTE_POOL_SIZE);
+
+ /* Allocate the stack for thread 0. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create the main thread. */
+ tx_thread_create(&thread_0, "thread 0", thread_0_entry, 0,
+ pointer, DEMO_STACK_SIZE,
+ 1, 1, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 1. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 1 and 2. These threads pass information through a ThreadX
+ message queue. It is also interesting to note that these threads have a time
+ slice. */
+ tx_thread_create(&thread_1, "thread 1", thread_1_entry, 1,
+ pointer, DEMO_STACK_SIZE,
+ 16, 16, 4, TX_AUTO_START);
+
+ /* Allocate the stack for thread 2. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_2, "thread 2", thread_2_entry, 2,
+ pointer, DEMO_STACK_SIZE,
+ 16, 16, 4, TX_AUTO_START);
+
+ /* Allocate the stack for thread 3. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 3 and 4. These threads compete for a ThreadX counting semaphore.
+ An interesting thing here is that both threads share the same instruction area. */
+ tx_thread_create(&thread_3, "thread 3", thread_3_and_4_entry, 3,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 4. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_4, "thread 4", thread_3_and_4_entry, 4,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 5. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create thread 5. This thread simply pends on an event flag which will be set
+ by thread_0. */
+ tx_thread_create(&thread_5, "thread 5", thread_5_entry, 5,
+ pointer, DEMO_STACK_SIZE,
+ 4, 4, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 6. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ /* Create threads 6 and 7. These threads compete for a ThreadX mutex. */
+ tx_thread_create(&thread_6, "thread 6", thread_6_and_7_entry, 6,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the stack for thread 7. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_STACK_SIZE, TX_NO_WAIT);
+
+ tx_thread_create(&thread_7, "thread 7", thread_6_and_7_entry, 7,
+ pointer, DEMO_STACK_SIZE,
+ 8, 8, TX_NO_TIME_SLICE, TX_AUTO_START);
+
+ /* Allocate the message queue. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_QUEUE_SIZE*sizeof(ULONG), TX_NO_WAIT);
+
+ /* Create the message queue shared by threads 1 and 2. */
+ tx_queue_create(&queue_0, "queue 0", TX_1_ULONG, pointer, DEMO_QUEUE_SIZE*sizeof(ULONG));
+
+ /* Create the semaphore used by threads 3 and 4. */
+ tx_semaphore_create(&semaphore_0, "semaphore 0", 1);
+
+ /* Create the event flags group used by threads 1 and 5. */
+ tx_event_flags_create(&event_flags_0, "event flags 0");
+
+ /* Create the mutex used by thread 6 and 7 without priority inheritance. */
+ tx_mutex_create(&mutex_0, "mutex 0", TX_NO_INHERIT);
+
+ /* Allocate the memory for a small block pool. */
+ tx_byte_allocate(&byte_pool_0, (VOID **) &pointer, DEMO_BLOCK_POOL_SIZE, TX_NO_WAIT);
+
+ /* Create a block memory pool to allocate a message buffer from. */
+ tx_block_pool_create(&block_pool_0, "block pool 0", sizeof(ULONG), pointer, DEMO_BLOCK_POOL_SIZE);
+
+ /* Allocate a block and release the block memory. */
+ tx_block_allocate(&block_pool_0, (VOID **) &pointer, TX_NO_WAIT);
+
+ /* Release the block back to the pool. */
+ tx_block_release(pointer);
+}
+
+
+/* Define the test threads. */
+
+void thread_0_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This thread simply sits in while-forever-sleep loop. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_0_counter++;
+
+ /* Sleep for 10 ticks. */
+ tx_thread_sleep(10);
+
+ /* Set event flag 0 to wakeup thread 5. */
+ status = tx_event_flags_set(&event_flags_0, 0x1, TX_OR);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
+
+
+void thread_1_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This thread simply sends messages to a queue shared by thread 2. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_1_counter++;
+
+ /* Send message to queue 0. */
+ status = tx_queue_send(&queue_0, &thread_1_messages_sent, TX_WAIT_FOREVER);
+
+ /* Check completion status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Increment the message sent. */
+ thread_1_messages_sent++;
+ }
+}
+
+
+void thread_2_entry(ULONG thread_input)
+{
+
+ULONG received_message;
+UINT status;
+
+ /* This thread retrieves messages placed on the queue by thread 1. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_2_counter++;
+
+ /* Retrieve a message from the queue. */
+ status = tx_queue_receive(&queue_0, &received_message, TX_WAIT_FOREVER);
+
+ /* Check completion status and make sure the message is what we
+ expected. */
+ if ((status != TX_SUCCESS) || (received_message != thread_2_messages_received))
+ break;
+
+ /* Otherwise, all is okay. Increment the received message count. */
+ thread_2_messages_received++;
+ }
+}
+
+
+void thread_3_and_4_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This function is executed from thread 3 and thread 4. As the loop
+ below shows, these function compete for ownership of semaphore_0. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ if (thread_input == 3)
+ thread_3_counter++;
+ else
+ thread_4_counter++;
+
+ /* Get the semaphore with suspension. */
+ status = tx_semaphore_get(&semaphore_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Sleep for 2 ticks to hold the semaphore. */
+ tx_thread_sleep(2);
+
+ /* Release the semaphore. */
+ status = tx_semaphore_put(&semaphore_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
+
+
+void thread_5_entry(ULONG thread_input)
+{
+
+UINT status;
+ULONG actual_flags;
+
+
+ /* This thread simply waits for an event in a forever loop. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ thread_5_counter++;
+
+ /* Wait for event flag 0. */
+ status = tx_event_flags_get(&event_flags_0, 0x1, TX_OR_CLEAR,
+ &actual_flags, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if ((status != TX_SUCCESS) || (actual_flags != 0x1))
+ break;
+ }
+}
+
+
+void thread_6_and_7_entry(ULONG thread_input)
+{
+
+UINT status;
+
+
+ /* This function is executed from thread 6 and thread 7. As the loop
+ below shows, these function compete for ownership of mutex_0. */
+ while(1)
+ {
+
+ /* Increment the thread counter. */
+ if (thread_input == 6)
+ thread_6_counter++;
+ else
+ thread_7_counter++;
+
+ /* Get the mutex with suspension. */
+ status = tx_mutex_get(&mutex_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Get the mutex again with suspension. This shows
+ that an owning thread may retrieve the mutex it
+ owns multiple times. */
+ status = tx_mutex_get(&mutex_0, TX_WAIT_FOREVER);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Sleep for 2 ticks to hold the mutex. */
+ tx_thread_sleep(2);
+
+ /* Release the mutex. */
+ status = tx_mutex_put(&mutex_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+
+ /* Release the mutex again. This will actually
+ release ownership since it was obtained twice. */
+ status = tx_mutex_put(&mutex_0);
+
+ /* Check status. */
+ if (status != TX_SUCCESS)
+ break;
+ }
+}
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/inc/tx_port.h b/ports_arch/ARMv8-A/threadx_smp/common/inc/tx_port.h
new file mode 100644
index 00000000..fcac1485
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/inc/tx_port.h
@@ -0,0 +1,429 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Port Specific */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+
+
+/**************************************************************************/
+/* */
+/* PORT SPECIFIC C INFORMATION RELEASE */
+/* */
+/* tx_port.h ARMv8-A-SMP */
+/* 6.1.10 */
+/* */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This file contains data type definitions that make the ThreadX */
+/* real-time kernel function identically on a variety of different */
+/* processor architectures. For example, the size or number of bits */
+/* in an "int" data type vary between microprocessor architectures and */
+/* even C compilers for the same microprocessor. ThreadX does not */
+/* directly use native C data types. Instead, ThreadX creates its */
+/* own special types that can be mapped to actual data types by this */
+/* file to guarantee consistency in the interface and functionality. */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Bhupendra Naphade Modified comment(s),updated */
+/* macro definition, */
+/* resulting in version 6.1.10 */
+/* */
+/**************************************************************************/
+
+#ifndef TX_PORT_H
+#define TX_PORT_H
+
+
+/************* Define ThreadX SMP constants. *************/
+
+/* Define the ThreadX SMP maximum number of cores. */
+
+#ifndef TX_THREAD_SMP_MAX_CORES
+#define TX_THREAD_SMP_MAX_CORES 4
+#endif
+
+
+/* Define the ThreadX SMP core mask. */
+
+#ifndef TX_THREAD_SMP_CORE_MASK
+#define TX_THREAD_SMP_CORE_MASK 0xF /* Where bit 0 represents Core 0, bit 1 represents Core 1, etc. */
+#endif
+
+
+/* Define INLINE_DECLARE to whitespace for ARM compiler. */
+
+#define INLINE_DECLARE
+
+
+/* Define ThreadX SMP initialization macro. */
+
+#define TX_PORT_SPECIFIC_PRE_INITIALIZATION
+
+
+/* Define ThreadX SMP pre-scheduler initialization. */
+
+#define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION
+
+
+/* Enable the inter-core interrupt logic. */
+
+#define TX_THREAD_SMP_INTER_CORE_INTERRUPT
+
+
+/* Determine if there is customer-specific wakeup logic needed. */
+
+#ifdef TX_THREAD_SMP_WAKEUP_LOGIC
+
+/* Include customer-specific wakeup code. */
+
+#include "tx_thread_smp_core_wakeup.h"
+#else
+
+#ifdef TX_THREAD_SMP_DEFAULT_WAKEUP_LOGIC
+
+/* Default wakeup code. */
+#define TX_THREAD_SMP_WAKEUP_LOGIC
+#define TX_THREAD_SMP_WAKEUP(i) _tx_thread_smp_core_preempt(i)
+#endif
+#endif
+
+
+/* Ensure that the in-line resume/suspend define is not allowed. */
+
+#ifdef TX_INLINE_THREAD_RESUME_SUSPEND
+#undef TX_INLINE_THREAD_RESUME_SUSPEND
+#endif
+
+
+/************* End ThreadX SMP constants. *************/
+
+
+/* Determine if the optional ThreadX user define file should be used. */
+
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+
+
+/* Yes, include the user defines in tx_user.h. The defines in this file may
+ alternately be defined on the command line. */
+
+#include "tx_user.h"
+#endif
+
+
+/* Define compiler library include files. */
+
+#include
+#include
+
+
+/* Define ThreadX basic types for this port. */
+
+#define VOID void
+typedef char CHAR;
+typedef unsigned char UCHAR;
+typedef int INT;
+typedef unsigned int UINT;
+typedef int LONG;
+typedef unsigned int ULONG;
+typedef unsigned long long ULONG64;
+typedef short SHORT;
+typedef unsigned short USHORT;
+#define ULONG64_DEFINED
+
+/* Override the alignment type to use 64-bit alignment and storage for pointers. */
+
+#define ALIGN_TYPE_DEFINED
+typedef unsigned long long ALIGN_TYPE;
+
+
+/* Override the free block marker for byte pools to be a 64-bit constant. */
+
+#define TX_BYTE_BLOCK_FREE ((ALIGN_TYPE) 0xFFFFEEEEFFFFEEEE)
+
+
+/* Define the priority levels for ThreadX. Legal values range
+ from 32 to 1024 and MUST be evenly divisible by 32. */
+
+#ifndef TX_MAX_PRIORITIES
+#define TX_MAX_PRIORITIES 32
+#endif
+
+
+/* Define the minimum stack for a ThreadX thread on this processor. If the size supplied during
+ thread creation is less than this value, the thread create call will return an error. */
+
+#ifndef TX_MINIMUM_STACK
+#define TX_MINIMUM_STACK 200 /* Minimum stack size for this port */
+#endif
+
+
+/* Define the system timer thread's default stack size and priority. These are only applicable
+ if TX_TIMER_PROCESS_IN_ISR is not defined. */
+
+#ifndef TX_TIMER_THREAD_STACK_SIZE
+#define TX_TIMER_THREAD_STACK_SIZE 4096 /* Default timer thread stack size */
+#endif
+
+#ifndef TX_TIMER_THREAD_PRIORITY
+#define TX_TIMER_THREAD_PRIORITY 0 /* Default timer thread priority */
+#endif
+
+
+/* Define various constants for the ThreadX ARM port. */
+
+#define TX_INT_DISABLE 0xC0 /* Disable IRQ & FIQ interrupts */
+#define TX_INT_ENABLE 0x00 /* Enable IRQ & FIQ interrupts */
+
+
+/* Define the clock source for trace event entry time stamp. The following two item are port specific.
+ For example, if the time source is at the address 0x0a800024 and is 16-bits in size, the clock
+ source constants would be:
+
+#define TX_TRACE_TIME_SOURCE *((ULONG *) 0x0a800024)
+#define TX_TRACE_TIME_MASK 0x0000FFFFUL
+
+*/
+
+#ifndef TX_MISRA_ENABLE
+#ifndef TX_TRACE_TIME_SOURCE
+#define TX_TRACE_TIME_SOURCE _tx_thread_smp_time_get()
+#endif
+#else
+#ifndef TX_TRACE_TIME_SOURCE
+ULONG _tx_misra_time_stamp_get(VOID);
+#define TX_TRACE_TIME_SOURCE _tx_misra_time_stamp_get()
+#endif
+#endif
+#ifndef TX_TRACE_TIME_MASK
+#define TX_TRACE_TIME_MASK 0xFFFFFFFFUL
+#endif
+
+
+/* Define the port specific options for the _tx_build_options variable. This variable indicates
+ how the ThreadX library was built. */
+
+#ifdef TX_ENABLE_FIQ_SUPPORT
+#define TX_FIQ_ENABLED 1
+#else
+#define TX_FIQ_ENABLED 0
+#endif
+
+#ifdef TX_ENABLE_IRQ_NESTING
+#define TX_IRQ_NESTING_ENABLED 2
+#else
+#define TX_IRQ_NESTING_ENABLED 0
+#endif
+
+#ifdef TX_ENABLE_FIQ_NESTING
+#define TX_FIQ_NESTING_ENABLED 4
+#else
+#define TX_FIQ_NESTING_ENABLED 0
+#endif
+
+#define TX_PORT_SPECIFIC_BUILD_OPTIONS (TX_FIQ_ENABLED | TX_IRQ_NESTING_ENABLED | TX_FIQ_NESTING_ENABLED)
+
+
+/* Define the in-line initialization constant so that modules with in-line
+ initialization capabilities can prevent their initialization from being
+ a function call. */
+
+#ifdef TX_MISRA_ENABLE
+#define TX_DISABLE_INLINE
+#else
+#define TX_INLINE_INITIALIZATION
+#endif
+
+
+/* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is
+ disabled. When the following is defined, ThreadX thread stack checking is enabled. If stack
+ checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING
+ define is negated, thereby forcing the stack fill which is necessary for the stack checking
+ logic. */
+
+#ifndef TX_MISRA_ENABLE
+#ifdef TX_ENABLE_STACK_CHECKING
+#undef TX_DISABLE_STACK_FILLING
+#endif
+#endif
+
+
+/* Define the TX_THREAD control block extensions for this port. The main reason
+ for the multiple macros is so that backward compatibility can be maintained with
+ existing ThreadX kernel awareness modules. */
+
+#define TX_THREAD_EXTENSION_0
+#define TX_THREAD_EXTENSION_1
+#define TX_THREAD_EXTENSION_2 ULONG tx_thread_fp_enable;
+#define TX_THREAD_EXTENSION_3 VOID *tx_thread_extension_ptr;
+
+
+/* Define the port extensions of the remaining ThreadX objects. */
+
+#define TX_BLOCK_POOL_EXTENSION
+#define TX_BYTE_POOL_EXTENSION
+#define TX_EVENT_FLAGS_GROUP_EXTENSION
+#define TX_MUTEX_EXTENSION
+#define TX_QUEUE_EXTENSION
+#define TX_SEMAPHORE_EXTENSION
+#define TX_TIMER_EXTENSION
+
+
+/* Define the user extension field of the thread control block. Nothing
+ additional is needed for this port so it is defined as white space. */
+
+#ifndef TX_THREAD_USER_EXTENSION
+#define TX_THREAD_USER_EXTENSION
+#endif
+
+
+/* Define the macros for processing extensions in tx_thread_create, tx_thread_delete,
+ tx_thread_shell_entry, and tx_thread_terminate. */
+
+
+#define TX_THREAD_CREATE_EXTENSION(thread_ptr)
+#define TX_THREAD_DELETE_EXTENSION(thread_ptr)
+#define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
+#define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
+
+
+/* Define the ThreadX object creation extensions for the remaining objects. */
+
+#define TX_BLOCK_POOL_CREATE_EXTENSION(pool_ptr)
+#define TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)
+#define TX_EVENT_FLAGS_GROUP_CREATE_EXTENSION(group_ptr)
+#define TX_MUTEX_CREATE_EXTENSION(mutex_ptr)
+#define TX_QUEUE_CREATE_EXTENSION(queue_ptr)
+#define TX_SEMAPHORE_CREATE_EXTENSION(semaphore_ptr)
+#define TX_TIMER_CREATE_EXTENSION(timer_ptr)
+
+
+/* Define the ThreadX object deletion extensions for the remaining objects. */
+
+#define TX_BLOCK_POOL_DELETE_EXTENSION(pool_ptr)
+#define TX_BYTE_POOL_DELETE_EXTENSION(pool_ptr)
+#define TX_EVENT_FLAGS_GROUP_DELETE_EXTENSION(group_ptr)
+#define TX_MUTEX_DELETE_EXTENSION(mutex_ptr)
+#define TX_QUEUE_DELETE_EXTENSION(queue_ptr)
+#define TX_SEMAPHORE_DELETE_EXTENSION(semaphore_ptr)
+#define TX_TIMER_DELETE_EXTENSION(timer_ptr)
+
+
+/* Determine if the ARM architecture has the CLZ instruction. This is available on
+ architectures v5 and above. If available, redefine the macro for calculating the
+ lowest bit set. */
+
+#ifndef TX_DISABLE_INLINE
+
+#define TX_LOWEST_SET_BIT_CALCULATE(m, b) b = (UINT) __builtin_ctz((unsigned int) m);
+
+#endif
+
+
+/* Define the internal timer extension to also hold the thread pointer such that _tx_thread_timeout
+ can figure out what thread timeout to process. */
+
+#define TX_TIMER_INTERNAL_EXTENSION VOID *tx_timer_internal_extension_ptr;
+
+
+/* Define the thread timeout setup logic in _tx_thread_create. */
+
+#define TX_THREAD_CREATE_TIMEOUT_SETUP(t) (t) -> tx_thread_timer.tx_timer_internal_timeout_function = &(_tx_thread_timeout); \
+ (t) -> tx_thread_timer.tx_timer_internal_timeout_param = 0; \
+ (t) -> tx_thread_timer.tx_timer_internal_extension_ptr = (VOID *) (t);
+
+
+/* Define the thread timeout pointer setup in _tx_thread_timeout. */
+
+#define TX_THREAD_TIMEOUT_POINTER_SETUP(t) (t) = (TX_THREAD *) _tx_timer_expired_timer_ptr -> tx_timer_internal_extension_ptr;
+
+
+/************* Define ThreadX SMP data types and function prototypes. *************/
+
+struct TX_THREAD_STRUCT;
+
+
+/* Define the ThreadX SMP protection structure. */
+
+typedef struct TX_THREAD_SMP_PROTECT_STRUCT
+{
+ ULONG tx_thread_smp_protect_in_force;
+ ULONG tx_thread_smp_protect_core;
+ ULONG tx_thread_smp_protect_count;
+ ULONG tx_thread_smp_protect_pad_0;
+ ULONG tx_thread_smp_protect_pad_1;
+ ULONG tx_thread_smp_protect_pad_2;
+ ULONG tx_thread_smp_protect_pad_3;
+} TX_THREAD_SMP_PROTECT;
+
+
+/* Define ThreadX interrupt lockout and restore macros for protection on
+ access of critical kernel information. The restore interrupt macro must
+ restore the interrupt posture of the running thread prior to the value
+ present prior to the disable macro. In most cases, the save area macro
+ is used to define a local function save area for the disable and restore
+ macros. */
+
+#define TX_INTERRUPT_SAVE_AREA UINT interrupt_save;
+
+#define TX_DISABLE interrupt_save = _tx_thread_smp_protect();
+#define TX_RESTORE _tx_thread_smp_unprotect(interrupt_save);
+
+/************* End ThreadX SMP data type and function prototype definitions. *************/
+
+
+/* Define the interrupt lockout macros for each ThreadX object. */
+
+#define TX_BLOCK_POOL_DISABLE TX_DISABLE
+#define TX_BYTE_POOL_DISABLE TX_DISABLE
+#define TX_EVENT_FLAGS_GROUP_DISABLE TX_DISABLE
+#define TX_MUTEX_DISABLE TX_DISABLE
+#define TX_QUEUE_DISABLE TX_DISABLE
+#define TX_SEMAPHORE_DISABLE TX_DISABLE
+
+
+/* Define FP extension for ARMv8. Each is assumed to be called in the context of the executing thread. */
+
+#ifndef TX_SOURCE_CODE
+#define tx_thread_fp_enable _tx_thread_fp_enable
+#define tx_thread_fp_disable _tx_thread_fp_disable
+#endif
+
+VOID tx_thread_fp_enable(VOID);
+VOID tx_thread_fp_disable(VOID);
+
+
+/* Define the version ID of ThreadX. This may be utilized by the application. */
+
+#ifdef TX_THREAD_INIT
+CHAR _tx_version_id[] =
+ "Copyright (c) Microsoft Corporation. All rights reserved. * ThreadX ARMv8-A-SMP Version 6.1.10 *";
+#else
+extern CHAR _tx_version_id[];
+#endif
+
+
+#endif
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_context_restore.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_context_restore.S
new file mode 100644
index 00000000..8ab57b5e
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_context_restore.S
@@ -0,0 +1,327 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_context_restore ARMv8-A-SMP */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function restores the interrupt context if it is processing a */
+/* nested interrupt. If not, it returns to the interrupt thread if no */
+/* preemption is necessary. Otherwise, if preemption is necessary or */
+/* if no thread was running, the function returns to the scheduler. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* _tx_thread_schedule Thread scheduling routine */
+/* */
+/* CALLED BY */
+/* */
+/* ISRs Interrupt Service Routines */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* added ARMv8.2-A support, */
+/* resulting in version 6.1.10 */
+/* 04-25-2022 William E. Lamie Modified comments, removed */
+/* FIFO queueing, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_thread_context_restore(VOID)
+// {
+ .global _tx_thread_context_restore
+ .type _tx_thread_context_restore, @function
+_tx_thread_context_restore:
+
+ /* Lockout interrupts. */
+
+ MSR DAIFSet, 0x3 // Lockout interrupts
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR exit function to indicate an ISR is complete. */
+
+ BL _tx_execution_isr_exit // Call the ISR exit function
+#endif
+
+ /* Pickup the CPU ID. */
+
+ MRS x8, MPIDR_EL1 // Pickup the core ID
+#ifdef TX_ARMV8_2
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x2, x8, #16, #8 // Isolate cluster ID
+#endif
+ UBFX x8, x8, #8, #8 // Isolate core ID
+#else
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x2, x8, #8, #8 // Isolate cluster ID
+#endif
+ UBFX x8, x8, #0, #8 // Isolate core ID
+#endif
+#if TX_THREAD_SMP_CLUSTERS > 1
+ ADDS x8, x8, x2, LSL #2 // Calculate CPU ID
+#endif
+
+ /* Determine if interrupts are nested. */
+ // if (--_tx_thread_system_state)
+ // {
+
+ LDR x3, =_tx_thread_system_state // Pickup address of system state var
+ LDR w2, [x3, x8, LSL #2] // Pickup system state
+ SUB w2, w2, #1 // Decrement the counter
+ STR w2, [x3, x8, LSL #2] // Store the counter
+ CMP w2, #0 // Was this the first interrupt?
+ BEQ __tx_thread_not_nested_restore // If so, not a nested restore
+
+ /* Interrupts are nested. */
+
+ /* Just recover the saved registers and return to the point of
+ interrupt. */
+
+ LDP x4, x5, [sp], #16 // Pickup saved SPSR/DAIF and ELR_EL
+#ifdef EL1
+ MSR SPSR_EL1, x4 // Setup SPSR for return
+ MSR ELR_EL1, x5 // Setup point of interrupt
+#else
+#ifdef EL2
+ MSR SPSR_EL2, x4 // Setup SPSR for return
+ MSR ELR_EL2, x5 // Setup point of interrupt
+#else
+ MSR SPSR_EL3, x4 // Setup SPSR for return
+ MSR ELR_EL3, x5 // Setup point of interrupt
+#endif
+#endif
+ LDP x18, x19, [sp], #16 // Recover x18, x19
+ LDP x16, x17, [sp], #16 // Recover x16, x17
+ LDP x14, x15, [sp], #16 // Recover x14, x15
+ LDP x12, x13, [sp], #16 // Recover x12, x13
+ LDP x10, x11, [sp], #16 // Recover x10, x11
+ LDP x8, x9, [sp], #16 // Recover x8, x9
+ LDP x6, x7, [sp], #16 // Recover x6, x7
+ LDP x4, x5, [sp], #16 // Recover x4, x5
+ LDP x2, x3, [sp], #16 // Recover x2, x3
+ LDP x0, x1, [sp], #16 // Recover x0, x1
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+ ERET // Return to point of interrupt
+
+ // }
+__tx_thread_not_nested_restore:
+
+ /* Determine if a thread was interrupted and no preemption is required. */
+ // else if (((_tx_thread_current_ptr) && (_tx_thread_current_ptr == _tx_thread_execute_ptr)
+ // || (_tx_thread_preempt_disable))
+ // {
+
+ LDR x1, =_tx_thread_current_ptr // Pickup address of current thread ptr
+ LDR x0, [x1, x8, LSL #3] // Pickup actual current thread pointer
+ CMP x0, #0 // Is it NULL?
+ BEQ __tx_thread_idle_system_restore // Yes, idle system was interrupted
+ LDR x3, =_tx_thread_execute_ptr // Pickup address of execute thread ptr
+ LDR x2, [x3, x8, LSL #3] // Pickup actual execute thread pointer
+ CMP x0, x2 // Is the same thread highest priority?
+ BEQ __tx_thread_no_preempt_restore // Same thread in the execute list,
+ // no preemption needs to happen
+ LDR x3, =_tx_thread_smp_protection // Build address to protection structure
+ LDR w3, [x3, #4] // Pickup the owning core
+ CMP w3, w8 // Is it this core?
+ BNE __tx_thread_preempt_restore // No, proceed to preempt thread
+
+ LDR x3, =_tx_thread_preempt_disable // Pickup preempt disable address
+ LDR w2, [x3, #0] // Pickup actual preempt disable flag
+ CMP w2, #0 // Is it set?
+ BEQ __tx_thread_preempt_restore // No, okay to preempt this thread
+
+__tx_thread_no_preempt_restore:
+
+ /* Restore interrupted thread or ISR. */
+
+ /* Pickup the saved stack pointer. */
+ // sp = _tx_thread_current_ptr -> tx_thread_stack_ptr;
+
+ LDR x4, [x0, #8] // Switch to thread stack pointer
+ MOV sp, x4 //
+
+ /* Recover the saved context and return to the point of interrupt. */
+
+ LDP x4, x5, [sp], #16 // Pickup saved SPSR/DAIF and ELR_EL1
+#ifdef EL1
+ MSR SPSR_EL1, x4 // Setup SPSR for return
+ MSR ELR_EL1, x5 // Setup point of interrupt
+#else
+#ifdef EL2
+ MSR SPSR_EL2, x4 // Setup SPSR for return
+ MSR ELR_EL2, x5 // Setup point of interrupt
+#else
+ MSR SPSR_EL3, x4 // Setup SPSR for return
+ MSR ELR_EL3, x5 // Setup point of interrupt
+#endif
+#endif
+ LDP x18, x19, [sp], #16 // Recover x18, x19
+ LDP x16, x17, [sp], #16 // Recover x16, x17
+ LDP x14, x15, [sp], #16 // Recover x14, x15
+ LDP x12, x13, [sp], #16 // Recover x12, x13
+ LDP x10, x11, [sp], #16 // Recover x10, x11
+ LDP x8, x9, [sp], #16 // Recover x8, x9
+ LDP x6, x7, [sp], #16 // Recover x6, x7
+ LDP x4, x5, [sp], #16 // Recover x4, x5
+ LDP x2, x3, [sp], #16 // Recover x2, x3
+ LDP x0, x1, [sp], #16 // Recover x0, x1
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+ ERET // Return to point of interrupt
+
+ // }
+ // else
+ // {
+__tx_thread_preempt_restore:
+
+
+ LDR x4, [x0, #8] // Switch to thread stack pointer
+ MOV sp, x4 //
+
+ LDP x4, x5, [sp], #16 // Pickup saved SPSR/DAIF and ELR_EL1
+ STP x20, x21, [sp, #-16]! // Save x20, x21
+ STP x22, x23, [sp, #-16]! // Save x22, x23
+ STP x24, x25, [sp, #-16]! // Save x24, x25
+ STP x26, x27, [sp, #-16]! // Save x26, x27
+ STP x28, x29, [sp, #-16]! // Save x28, x29
+#ifdef ENABLE_ARM_FP
+ LDR w3, [x0, #268] // Pickup FP enable flag
+ CMP w3, #0 // Is FP enabled?
+ BEQ _skip_fp_save // No, skip FP save
+ STP q0, q1, [sp, #-32]! // Save q0, q1
+ STP q2, q3, [sp, #-32]! // Save q2, q3
+ STP q4, q5, [sp, #-32]! // Save q4, q5
+ STP q6, q7, [sp, #-32]! // Save q6, q7
+ STP q8, q9, [sp, #-32]! // Save q8, q9
+ STP q10, q11, [sp, #-32]! // Save q10, q11
+ STP q12, q13, [sp, #-32]! // Save q12, q13
+ STP q14, q15, [sp, #-32]! // Save q14, q15
+ STP q16, q17, [sp, #-32]! // Save q16, q17
+ STP q18, q19, [sp, #-32]! // Save q18, q19
+ STP q20, q21, [sp, #-32]! // Save q20, q21
+ STP q22, q23, [sp, #-32]! // Save q22, q23
+ STP q24, q25, [sp, #-32]! // Save q24, q25
+ STP q26, q27, [sp, #-32]! // Save q26, q27
+ STP q28, q29, [sp, #-32]! // Save q28, q29
+ STP q30, q31, [sp, #-32]! // Save q30, q31
+ MRS x2, FPSR // Pickup FPSR
+ MRS x3, FPCR // Pickup FPCR
+ STP x2, x3, [sp, #-16]! // Save FPSR, FPCR
+_skip_fp_save:
+#endif
+ STP x4, x5, [sp, #-16]! // Save x4 (SPSR_EL3), x5 (ELR_E3)
+
+ MOV x3, sp // Move sp into x3
+ STR x3, [x0, #8] // Save stack pointer in thread control
+ // block
+ LDR x3, =_tx_thread_system_stack_ptr // Pickup address of system stack
+ LDR x4, [x3, x8, LSL #3] // Pickup system stack pointer
+ MOV sp, x4 // Setup system stack pointer
+
+
+ /* Save the remaining time-slice and disable it. */
+ // if (_tx_timer_time_slice)
+ // {
+
+ LDR x3, =_tx_timer_time_slice // Pickup time-slice variable address
+ LDR w2, [x3, x8, LSL #2] // Pickup time-slice
+ CMP w2, #0 // Is it active?
+ BEQ __tx_thread_dont_save_ts // No, don't save it
+
+ // _tx_thread_current_ptr -> tx_thread_time_slice = _tx_timer_time_slice;
+ // _tx_timer_time_slice = 0;
+
+ STR w2, [x0, #36] // Save thread's time-slice
+ MOV w2, #0 // Clear value
+ STR w2, [x3, x8, LSL #2] // Disable global time-slice flag
+
+ // }
+__tx_thread_dont_save_ts:
+
+
+ /* Clear the current task pointer. */
+ // _tx_thread_current_ptr = TX_NULL;
+
+ MOV x2, #0 // NULL value
+ STR x2, [x1, x8, LSL #3] // Clear current thread pointer
+
+ /* Set bit indicating this thread is ready for execution. */
+
+ MOV x2, #1 // Build ready flag
+ STR w2, [x0, #260] // Set thread's ready flag
+ DMB ISH // Ensure that accesses to shared resource have completed
+
+ /* Return to the scheduler. */
+ // _tx_thread_schedule();
+
+ // }
+
+__tx_thread_idle_system_restore:
+
+ /* Just return back to the scheduler! */
+
+ LDR x1, =_tx_thread_schedule // Build address for _tx_thread_schedule
+#ifdef EL1
+ MSR ELR_EL1, x1 // Setup point of interrupt
+// MOV x1, #0x4 // Setup EL1 return
+// MSR spsr_el1, x1 // Move into SPSR
+#else
+#ifdef EL2
+ MSR ELR_EL2, x1 // Setup point of interrupt
+// MOV x1, #0x8 // Setup EL2 return
+// MSR spsr_el2, x1 // Move into SPSR
+#else
+ MSR ELR_EL3, x1 // Setup point of interrupt
+// MOV x1, #0xC // Setup EL3 return
+// MSR spsr_el3, x1 // Move into SPSR
+#endif
+#endif
+ ERET // Return to scheduler
+// }
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_context_save.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_context_save.S
new file mode 100644
index 00000000..e1929505
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_context_save.S
@@ -0,0 +1,259 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_context_save ARMv8-A-SMP */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function saves the context of an executing thread in the */
+/* beginning of interrupt processing. The function also ensures that */
+/* the system stack is used upon return to the calling ISR. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ISRs */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* added ARMv8.2-A support, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_thread_context_save(VOID)
+// {
+ .global _tx_thread_context_save
+ .type _tx_thread_context_save, @function
+_tx_thread_context_save:
+
+ /* Upon entry to this routine, it is assumed that IRQ/FIQ interrupts are locked
+ out, x29 (frame pointer), x30 (link register) are saved, we are in the proper EL,
+ and all other registers are intact. */
+
+ /* Check for a nested interrupt condition. */
+ // if (_tx_thread_system_state++)
+ // {
+
+ STP x0, x1, [sp, #-16]! // Save x0, x1
+ STP x2, x3, [sp, #-16]! // Save x2, x3
+
+ /* Pickup the CPU ID. */
+
+ MRS x1, MPIDR_EL1 // Pickup the core ID
+#ifdef TX_ARMV8_2
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x2, x1, #16, #8 // Isolate cluster ID
+#endif
+ UBFX x1, x1, #8, #8 // Isolate core ID
+#else
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x2, x1, #8, #8 // Isolate cluster ID
+#endif
+ UBFX x1, x1, #0, #8 // Isolate core ID
+#endif
+#if TX_THREAD_SMP_CLUSTERS > 1
+ ADDS x1, x1, x2, LSL #2 // Calculate CPU ID
+#endif
+
+ LDR x3, =_tx_thread_system_state // Pickup address of system state var
+ LDR w2, [x3, x1, LSL #2] // Pickup system state
+ CMP w2, #0 // Is this the first interrupt?
+ BEQ __tx_thread_not_nested_save // Yes, not a nested context save
+
+ /* Nested interrupt condition. */
+
+ ADD w2, w2, #1 // Increment the nested interrupt counter
+ STR w2, [x3, x1, LSL #2] // Store it back in the variable
+
+ /* Save the rest of the scratch registers on the stack and return to the
+ calling ISR. */
+
+ STP x4, x5, [sp, #-16]! // Save x4, x5
+ STP x6, x7, [sp, #-16]! // Save x6, x7
+ STP x8, x9, [sp, #-16]! // Save x8, x9
+ STP x10, x11, [sp, #-16]! // Save x10, x11
+ STP x12, x13, [sp, #-16]! // Save x12, x13
+ STP x14, x15, [sp, #-16]! // Save x14, x15
+ STP x16, x17, [sp, #-16]! // Save x16, x17
+ STP x18, x19, [sp, #-16]! // Save x18, x19
+#ifdef EL1
+ MRS x0, SPSR_EL1 // Pickup SPSR
+ MRS x1, ELR_EL1 // Pickup ELR (point of interrupt)
+#else
+#ifdef EL2
+ MRS x0, SPSR_EL2 // Pickup SPSR
+ MRS x1, ELR_EL2 // Pickup ELR (point of interrupt)
+#else
+ MRS x0, SPSR_EL3 // Pickup SPSR
+ MRS x1, ELR_EL3 // Pickup ELR (point of interrupt)
+#endif
+#endif
+ STP x0, x1, [sp, #-16]! // Save SPSR, ELR
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ STP x29, x30, [sp, #-16]! // Save x29, x30
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+#endif
+
+ /* Return to the ISR. */
+
+ RET // Return to ISR
+
+__tx_thread_not_nested_save:
+ // }
+
+ /* Otherwise, not nested, check to see if a thread was running. */
+ // else if (_tx_thread_current_ptr)
+ // {
+
+ ADD w2, w2, #1 // Increment the interrupt counter
+ STR w2, [x3, x1, LSL #2] // Store it back in the variable
+ LDR x2, =_tx_thread_current_ptr // Pickup address of current thread ptr
+ LDR x0, [x2, x1, LSL #3] // Pickup current thread pointer
+ CMP x0, #0 // Is it NULL?
+ BEQ __tx_thread_idle_system_save // If so, interrupt occurred in
+ // scheduling loop - nothing needs saving!
+
+ /* Save minimal context of interrupted thread. */
+
+ STP x4, x5, [sp, #-16]! // Save x4, x5
+ STP x6, x7, [sp, #-16]! // Save x6, x7
+ STP x8, x9, [sp, #-16]! // Save x8, x9
+ STP x10, x11, [sp, #-16]! // Save x10, x11
+ STP x12, x13, [sp, #-16]! // Save x12, x13
+ STP x14, x15, [sp, #-16]! // Save x14, x15
+ STP x16, x17, [sp, #-16]! // Save x16, x17
+ STP x18, x19, [sp, #-16]! // Save x18, x19
+#ifdef EL1
+ MRS x4, SPSR_EL1 // Pickup SPSR
+ MRS x5, ELR_EL1 // Pickup ELR (point of interrupt)
+#else
+#ifdef EL2
+ MRS x4, SPSR_EL2 // Pickup SPSR
+ MRS x5, ELR_EL2 // Pickup ELR (point of interrupt)
+#else
+ MRS x4, SPSR_EL3 // Pickup SPSR
+ MRS x5, ELR_EL3 // Pickup ELR (point of interrupt)
+#endif
+#endif
+ STP x4, x5, [sp, #-16]! // Save SPSR, ELR
+
+ /* Save the current stack pointer in the thread's control block. */
+ // _tx_thread_current_ptr -> tx_thread_stack_ptr = sp;
+
+ MOV x4, sp //
+ STR x4, [x0, #8] // Save thread stack pointer
+
+ /* Switch to the system stack. */
+ // sp = _tx_thread_system_stack_ptr;
+
+ LDR x3, =_tx_thread_system_stack_ptr // Pickup address of system stack
+ MRS x1, MPIDR_EL1 // Pickup the core ID
+#ifdef TX_ARMV8_2
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x2, x1, #16, #8 // Isolate cluster ID
+#endif
+ UBFX x1, x1, #8, #8 // Isolate core ID
+#else
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x2, x1, #8, #8 // Isolate cluster ID
+#endif
+ UBFX x1, x1, #0, #8 // Isolate core ID
+#endif
+#if TX_THREAD_SMP_CLUSTERS > 1
+ ADDS x1, x1, x2, LSL #2 // Calculate CPU ID
+#endif
+
+ LDR x4, [x3, x1, LSL #3] // Pickup system stack pointer
+ MOV sp, x4 // Setup system stack pointer
+
+#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ STP x29, x30, [sp, #-16]! // Save x29, x30
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+#endif
+
+ RET // Return to caller
+
+ // }
+ // else
+ // {
+
+__tx_thread_idle_system_save:
+
+ /* Interrupt occurred in the scheduling loop. */
+
+ /* Not much to do here, just adjust the stack pointer, and return to IRQ
+ processing. */
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the ISR enter function to indicate an ISR is executing. */
+
+ STP x29, x30, [sp, #-16]! // Save x29, x30
+ BL _tx_execution_isr_enter // Call the ISR enter function
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+#endif
+
+ ADD sp, sp, #48 // Recover saved registers
+ RET // Continue IRQ processing
+
+ // }
+// }
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_schedule.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_schedule.S
new file mode 100644
index 00000000..ff08c4c3
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_schedule.S
@@ -0,0 +1,310 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_schedule ARMv8-A-SMP */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function waits for a thread control block pointer to appear in */
+/* the _tx_thread_execute_ptr variable. Once a thread pointer appears */
+/* in the variable, the corresponding thread is resumed. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_initialize_kernel_enter ThreadX entry function */
+/* _tx_thread_system_return Return to system from thread */
+/* _tx_thread_context_restore Restore thread's context */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* added ARMv8.2-A support, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* added memory barrier, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_thread_schedule(VOID)
+// {
+ .global _tx_thread_schedule
+ .type _tx_thread_schedule, @function
+_tx_thread_schedule:
+
+ /* Enable interrupts. */
+
+ MSR DAIFClr, 0x3 // Enable interrupts
+
+ /* Pickup the CPU ID. */
+
+ MRS x20, MPIDR_EL1 // Pickup the core ID
+#ifdef TX_ARMV8_2
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x1, x20, #16, #8 // Isolate cluster ID
+#endif
+ UBFX x20, x20, #8, #8 // Isolate core ID
+#else
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x1, x20, #8, #8 // Isolate cluster ID
+#endif
+ UBFX x20, x20, #0, #8 // Isolate core ID
+#endif
+#if TX_THREAD_SMP_CLUSTERS > 1
+ ADDS x20, x20, x1, LSL #2 // Calculate CPU ID
+#endif
+
+ /* Wait for a thread to execute. */
+ // do
+ // {
+
+ LDR x1, =_tx_thread_execute_ptr // Address of thread execute ptr
+
+#ifdef TX_ENABLE_WFI
+__tx_thread_schedule_loop:
+ MSR DAIFSet, 0x3 // Lockout interrupts
+ LDR x0, [x1, x20, LSL #3] // Pickup next thread to execute
+ CMP x0, #0 // Is it NULL?
+ BNE _tx_thread_schedule_thread //
+ MSR DAIFClr, 0x3 // Enable interrupts
+ WFI //
+ B __tx_thread_schedule_loop // Keep looking for a thread
+_tx_thread_schedule_thread:
+#else
+ MSR DAIFSet, 0x3 // Lockout interrupts
+ LDR x0, [x1, x20, LSL #3] // Pickup next thread to execute
+ CMP x0, #0 // Is it NULL?
+ BEQ _tx_thread_schedule // Keep looking for a thread
+#endif
+
+ // }
+ // while(_tx_thread_execute_ptr == TX_NULL);
+
+ /* Get the lock for accessing the thread's ready bit. */
+
+ MOV w2, #280 // Build offset to the lock
+ ADD x2, x0, x2 // Get the address to the lock
+ LDAXR w3, [x2] // Pickup the lock value
+ CMP w3, #0 // Check if it's available
+ BNE _tx_thread_schedule // No, lock not available
+ MOV w3, #1 // Build the lock set value
+ STXR w4, w3, [x2] // Try to get the lock
+ CMP w4, #0 // Check if we got the lock
+ BNE _tx_thread_schedule // No, another core got it first
+ DMB ISH // Ensure write to lock completes
+
+ /* Now make sure the thread's ready bit is set. */
+
+ LDR w3, [x0, #260] // Pickup the thread ready bit
+ CMP w3, #0 // Is it set?
+ BNE _tx_thread_ready_for_execution // Yes, schedule the thread
+
+ /* The ready bit isn't set. Release the lock and jump back to the scheduler. */
+
+ MOV w3, #0 // Build clear value
+ STR w3, [x2] // Release the lock
+ DMB ISH // Ensure write to lock completes
+ B _tx_thread_schedule // Jump back to the scheduler
+
+_tx_thread_ready_for_execution:
+
+ /* We have a thread to execute. */
+
+ /* Clear the ready bit and release the lock. */
+
+ MOV w3, #0 // Build clear value
+ STR w3, [x0, #260] // Store it back in the thread control block
+ DMB ISH
+ MOV w3, #0 // Build clear value for the lock
+ STR w3, [x2] // Release the lock
+ DMB ISH
+
+ /* Setup the current thread pointer. */
+ // _tx_thread_current_ptr = _tx_thread_execute_ptr;
+
+ LDR x2, =_tx_thread_current_ptr // Pickup address of current thread
+ STR x0, [x2, x20, LSL #3] // Setup current thread pointer
+ DMB ISH
+ LDR x1, [x1, x20, LSL #3] // Reload the execute pointer
+ CMP w0, w1 // Did it change?
+ BEQ _execute_pointer_did_not_change // If not, skip handling
+
+ /* In the time between reading the execute pointer and assigning
+ it to the current pointer, the execute pointer was changed by
+ some external code. If the current pointer was still null when
+ the external code checked if a core preempt was necessary, then
+ it wouldn't have done it and a preemption will be missed. To
+ handle this, undo some things and jump back to the scheduler so
+ it can schedule the new thread. */
+
+ MOV w1, #0 // Build clear value
+ STR x1, [x2, x20, LSL #3] // Clear current thread pointer
+
+ MOV w1, #1 // Build set value
+ STR w1, [x0, #260] // Re-set the ready bit
+ DMB ISH //
+
+ B _tx_thread_schedule // Jump back to the scheduler to schedule the new thread
+
+_execute_pointer_did_not_change:
+ /* Increment the run count for this thread. */
+ // _tx_thread_current_ptr -> tx_thread_run_count++;
+
+ LDR w2, [x0, #4] // Pickup run counter
+ LDR w3, [x0, #36] // Pickup time-slice for this thread
+ ADD w2, w2, #1 // Increment thread run-counter
+ STR w2, [x0, #4] // Store the new run counter
+
+ /* Setup time-slice, if present. */
+ // _tx_timer_time_slice = _tx_thread_current_ptr -> tx_thread_time_slice;
+
+ LDR x2, =_tx_timer_time_slice // Pickup address of time slice
+ // variable
+ LDR x4, [x0, #8] // Switch stack pointers
+ MOV sp, x4 //
+ STR w3, [x2, x20, LSL #2] // Setup time-slice
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the thread entry function to indicate the thread is executing. */
+
+ MOV x19, x0 // Save x0
+ BL _tx_execution_thread_enter // Call the thread execution enter function
+ MOV x0, x19 // Restore x0
+#endif
+
+ /* Switch to the thread's stack. */
+ // sp = _tx_thread_execute_ptr -> tx_thread_stack_ptr;
+
+ /* Determine if an interrupt frame or a synchronous task suspension frame
+ is present. */
+
+ LDP x4, x5, [sp], #16 // Pickup saved SPSR/DAIF and ELR_EL1
+ CMP x5, #0 // Check for synchronous context switch (ELR_EL1 = NULL)
+ BEQ _tx_solicited_return
+#ifdef EL1
+ MSR SPSR_EL1, x4 // Setup SPSR for return
+ MSR ELR_EL1, x5 // Setup point of interrupt
+#else
+#ifdef EL2
+ MSR SPSR_EL2, x4 // Setup SPSR for return
+ MSR ELR_EL2, x5 // Setup point of interrupt
+#else
+ MSR SPSR_EL3, x4 // Setup SPSR for return
+ MSR ELR_EL3, x5 // Setup point of interrupt
+#endif
+#endif
+#ifdef ENABLE_ARM_FP
+ LDR w1, [x0, #268] // Pickup FP enable flag
+ CMP w1, #0 // Is FP enabled?
+ BEQ _skip_interrupt_fp_restore // No, skip FP restore
+ LDP x0, x1, [sp], #16 // Pickup FPSR, FPCR
+ MSR FPSR, x0 // Recover FPSR
+ MSR FPCR, x1 // Recover FPCR
+ LDP q30, q31, [sp], #32 // Recover q30, q31
+ LDP q28, q29, [sp], #32 // Recover q28, q29
+ LDP q26, q27, [sp], #32 // Recover q26, q27
+ LDP q24, q25, [sp], #32 // Recover q24, q25
+ LDP q22, q23, [sp], #32 // Recover q22, q23
+ LDP q20, q21, [sp], #32 // Recover q20, q21
+ LDP q18, q19, [sp], #32 // Recover q18, q19
+ LDP q16, q17, [sp], #32 // Recover q16, q17
+ LDP q14, q15, [sp], #32 // Recover q14, q15
+ LDP q12, q13, [sp], #32 // Recover q12, q13
+ LDP q10, q11, [sp], #32 // Recover q10, q11
+ LDP q8, q9, [sp], #32 // Recover q8, q9
+ LDP q6, q7, [sp], #32 // Recover q6, q7
+ LDP q4, q5, [sp], #32 // Recover q4, q5
+ LDP q2, q3, [sp], #32 // Recover q2, q3
+ LDP q0, q1, [sp], #32 // Recover q0, q1
+_skip_interrupt_fp_restore:
+#endif
+ LDP x28, x29, [sp], #16 // Recover x28
+ LDP x26, x27, [sp], #16 // Recover x26, x27
+ LDP x24, x25, [sp], #16 // Recover x24, x25
+ LDP x22, x23, [sp], #16 // Recover x22, x23
+ LDP x20, x21, [sp], #16 // Recover x20, x21
+ LDP x18, x19, [sp], #16 // Recover x18, x19
+ LDP x16, x17, [sp], #16 // Recover x16, x17
+ LDP x14, x15, [sp], #16 // Recover x14, x15
+ LDP x12, x13, [sp], #16 // Recover x12, x13
+ LDP x10, x11, [sp], #16 // Recover x10, x11
+ LDP x8, x9, [sp], #16 // Recover x8, x9
+ LDP x6, x7, [sp], #16 // Recover x6, x7
+ LDP x4, x5, [sp], #16 // Recover x4, x5
+ LDP x2, x3, [sp], #16 // Recover x2, x3
+ LDP x0, x1, [sp], #16 // Recover x0, x1
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+ ERET // Return to point of interrupt
+
+_tx_solicited_return:
+
+#ifdef ENABLE_ARM_FP
+ LDR w1, [x0, #268] // Pickup FP enable flag
+ CMP w1, #0 // Is FP enabled?
+ BEQ _skip_solicited_fp_restore // No, skip FP restore
+ LDP x0, x1, [sp], #16 // Pickup FPSR, FPCR
+ MSR FPSR, x0 // Recover FPSR
+ MSR FPCR, x1 // Recover FPCR
+ LDP q14, q15, [sp], #32 // Recover q14, q15
+ LDP q12, q13, [sp], #32 // Recover q12, q13
+ LDP q10, q11, [sp], #32 // Recover q10, q11
+ LDP q8, q9, [sp], #32 // Recover q8, q9
+_skip_solicited_fp_restore:
+#endif
+ LDP x27, x28, [sp], #16 // Recover x27, x28
+ LDP x25, x26, [sp], #16 // Recover x25, x26
+ LDP x23, x24, [sp], #16 // Recover x23, x24
+ LDP x21, x22, [sp], #16 // Recover x21, x22
+ LDP x19, x20, [sp], #16 // Recover x19, x20
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+ MSR DAIF, x4 // Recover DAIF
+ RET // Return to caller
+// }
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_core_get.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_core_get.S
new file mode 100644
index 00000000..836776cf
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_core_get.S
@@ -0,0 +1,90 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread - Low Level SMP Support */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_smp_core_get Cortex-A35-SMP/AC6 */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function gets the currently running core number and returns it.*/
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* Core ID */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ThreadX Source */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* added ARMv8.2-A support, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_smp_core_get
+ .type _tx_thread_smp_core_get, @function
+_tx_thread_smp_core_get:
+ MRS x0, MPIDR_EL1 // Pickup the core ID
+#ifdef TX_ARMV8_2
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x1, x0, #16, #8 // Isolate cluster ID
+#endif
+ UBFX x0, x0, #8, #8 // Isolate core ID
+#else
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x1, x0, #8, #8 // Isolate cluster ID
+#endif
+ UBFX x0, x0, #0, #8 // Isolate core ID
+#endif
+#if TX_THREAD_SMP_CLUSTERS > 1
+ ADDS x0, x0, x1, LSL #2 // Calculate CPU ID
+#endif
+ RET
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_core_preempt.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_core_preempt.S
new file mode 100644
index 00000000..d27e3e40
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_core_preempt.S
@@ -0,0 +1,91 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread - Low Level SMP Support */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+#define ICC_SGI1R_EL1 S3_0_C12_C11_5
+
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_smp_core_preempt Cortex-A35-SMP */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function preempts the specified core in situations where the */
+/* thread corresponding to this core is no longer ready or when the */
+/* core must be used for a higher-priority thread. If the specified is */
+/* the current core, this processing is skipped since the will give up */
+/* control subsequently on its own. */
+/* */
+/* INPUT */
+/* */
+/* core The core to preempt */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ThreadX Source */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* added ARMv8.2-A support, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_smp_core_preempt
+ .type _tx_thread_smp_core_preempt, @function
+_tx_thread_smp_core_preempt:
+ DSB ISH
+#ifdef TX_ARMV8_2
+ MOV x2, #0x1 // Build the target list field
+ LSL x3, x0, #16 // Build the affinity1 field
+ ORR x2, x2, x3 // Combine the fields
+#else
+ MOV x2, #0x1 //
+ LSL x2, x2, x0 // Shift by the core ID
+#endif
+ MSR ICC_SGI1R_EL1, x2 // Issue inter-core interrupt
+ RET
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_current_state_get.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_current_state_get.S
new file mode 100644
index 00000000..fbcc78f6
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_current_state_get.S
@@ -0,0 +1,95 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread - Low Level SMP Support */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_smp_current_state_get Cortex-A35-SMP/AC6 */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is gets the current state of the calling core. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ThreadX Components */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* added ARMv8.2-A support, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_smp_current_state_get
+ .type _tx_thread_smp_current_state_get, @function
+_tx_thread_smp_current_state_get:
+
+ MRS x1, DAIF // Pickup current interrupt posture
+ MSR DAIFSet, 0x3 // Lockout interrupts
+ MRS x2, MPIDR_EL1 // Pickup the core ID
+#ifdef TX_ARMV8_2
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x3, x2, #16, #8 // Isolate cluster ID
+#endif
+ UBFX x2, x2, #8, #8 // Isolate core ID
+#else
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x3, x2, #8, #8 // Isolate cluster ID
+#endif
+ UBFX x2, x2, #0, #8 // Isolate core ID
+#endif
+#if TX_THREAD_SMP_CLUSTERS > 1
+ ADDS x2, x2, x3, LSL #2 // Calculate CPU ID
+#endif
+ LDR x3, =_tx_thread_system_state // Pickup the base of the current system state array
+ LDR w0, [x3, x2, LSL #2] // Pickup the current system state for this core
+ MSR DAIF, x1 // Restore interrupt posture
+ RET
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_current_thread_get.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_current_thread_get.S
new file mode 100644
index 00000000..f9463c7a
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_current_thread_get.S
@@ -0,0 +1,95 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread - Low Level SMP Support */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_smp_current_thread_get Cortex-A35-SMP/AC6 */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is gets the current thread of the calling core. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ThreadX Components */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* added ARMv8.2-A support, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_smp_current_thread_get
+ .type _tx_thread_smp_current_thread_get, @function
+_tx_thread_smp_current_thread_get:
+
+ MRS x1, DAIF // Pickup current interrupt posture
+ MSR DAIFSet, 0x3 // Lockout interrupts
+ MRS x2, MPIDR_EL1 // Pickup the core ID
+#ifdef TX_ARMV8_2
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x3, x2, #16, #8 // Isolate cluster ID
+#endif
+ UBFX x2, x2, #8, #8 // Isolate core ID
+#else
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x3, x2, #8, #8 // Isolate cluster ID
+#endif
+ UBFX x2, x2, #0, #8 // Isolate core ID
+#endif
+#if TX_THREAD_SMP_CLUSTERS > 1
+ ADDS x2, x2, x3, LSL #2 // Calculate CPU ID
+#endif
+ LDR x3, =_tx_thread_current_ptr // Pickup the base of the current thread pointer array
+ LDR x0, [x3, x2, LSL #3] // Pickup the current thread pointer for this core
+ MSR DAIF, x1 // Restore interrupt posture
+ RET
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_initialize_wait.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_initialize_wait.S
new file mode 100644
index 00000000..3d1b0e46
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_initialize_wait.S
@@ -0,0 +1,144 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread - Low Level SMP Support */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_smp_initialize_wait Cortex-A35-SMP/AC6 */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is the place where additional cores wait until */
+/* initialization is complete before they enter the thread scheduling */
+/* loop. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* _tx_thread_schedule Thread scheduling loop */
+/* */
+/* CALLED BY */
+/* */
+/* Hardware */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* added ARMv8.2-A support, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_smp_initialize_wait
+ .type _tx_thread_smp_initialize_wait, @function
+_tx_thread_smp_initialize_wait:
+
+ /* Lockout interrupts. */
+
+ MSR DAIFSet, 0x3 // Lockout interrupts
+
+ /* Pickup the Core ID. */
+
+ MRS x2, MPIDR_EL1 // Pickup the core ID
+#ifdef TX_ARMV8_2
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x3, x2, #16, #8 // Isolate cluster ID
+#endif
+ UBFX x2, x2, #8, #8 // Isolate core ID
+#else
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x3, x2, #8, #8 // Isolate cluster ID
+#endif
+ UBFX x2, x2, #0, #8 // Isolate core ID
+#endif
+#if TX_THREAD_SMP_CLUSTERS > 1
+ ADDS x2, x2, x3, LSL #2 // Calculate CPU ID
+#endif
+
+ /* Make sure the system state for this core is TX_INITIALIZE_IN_PROGRESS before we check the release
+ flag. */
+
+ LDR w1, =0xF0F0F0F0 // Build TX_INITIALIZE_IN_PROGRESS flag
+ LDR x3, =_tx_thread_system_state // Pickup the base of the current system state array
+wait_for_initialize:
+ LDR w0, [x3, x2, LSL #2] // Pickup the current system state for this core
+ CMP w0, w1 // Make sure the TX_INITIALIZE_IN_PROGRESS flag is set
+ BNE wait_for_initialize // Not equal, just spin here
+
+ /* Save the system stack pointer for this core. */
+
+ LDR x0, =_tx_thread_system_stack_ptr // Pickup address of system stack ptr
+ MOV x1, sp // Pickup SP
+ SUB x1, x1, #15 //
+ BIC x1, x1, #0xF // Get 16-bit alignment
+ STR x1, [x0, x2, LSL #3] // Store system stack pointer
+
+
+ /* Pickup the release cores flag. */
+
+ LDR x4, =_tx_thread_smp_release_cores_flag // Build address of release cores flag
+wait_for_release:
+ LDR w0, [x4, #0] // Pickup the flag
+ CMP w0, #0 // Is it set?
+ BEQ wait_for_release // Wait for the flag to be set
+
+ /* Core 0 has released this core. */
+
+ /* Clear this core's system state variable. */
+
+ MOV x0, #0 // Build clear value
+ STR w0, [x3, x2, LSL #2] // Set the current system state for this core to zero
+
+ /* Now wait for core 0 to finish it's initialization. */
+
+core_0_wait_loop:
+ LDR w0, [x3, #0] // Pickup the current system state for core 0
+ CMP w0, #0 // Is it 0?
+ BNE core_0_wait_loop // No, keep waiting for core 0 to finish its initialization
+
+ /* Initialization is complete, enter the scheduling loop! */
+
+ B _tx_thread_schedule // Enter the scheduling loop for this core
+
+ RET
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_low_level_initialize.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_low_level_initialize.S
new file mode 100644
index 00000000..1799d6f9
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_low_level_initialize.S
@@ -0,0 +1,75 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread - Low Level SMP Support */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_smp_low_level_initialize Cortex-A35-SMP/AC6 */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function performs low-level initialization of the booting */
+/* core. */
+/* */
+/* INPUT */
+/* */
+/* number_of_cores Number of cores */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_initialize_high_level ThreadX high-level init */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_smp_low_level_initialize
+ .type _tx_thread_smp_low_level_initialize, @function
+_tx_thread_smp_low_level_initialize:
+
+ RET
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_protect.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_protect.S
new file mode 100644
index 00000000..972c6155
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_protect.S
@@ -0,0 +1,137 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread - Low Level SMP Support */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+/* Include macros for modifying the wait list. */
+#include "tx_thread_smp_protection_wait_list_macros.h"
+
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_smp_protect Cortex-A35-SMP/AC6 */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function gets protection for running inside the ThreadX */
+/* source. This is acomplished by a combination of a test-and-set */
+/* flag and periodically disabling interrupts. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* Previous Status Register */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ThreadX Source */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* added ARMv8.2-A support, */
+/* improved SMP code, */
+/* resulting in version 6.1.10 */
+/* 04-25-2022 William E. Lamie Modified comments, removed */
+/* FIFO queueing, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_smp_protect
+ .type _tx_thread_smp_protect, @function
+_tx_thread_smp_protect:
+
+ /* Disable interrupts so we don't get preempted. */
+
+ MRS x0, DAIF // Pickup current interrupt posture
+ MSR DAIFSet, 0x3 // Lockout interrupts
+
+ /* Pickup the CPU ID. */
+
+ MRS x2, MPIDR_EL1 // Pickup the core ID
+#ifdef TX_ARMV8_2
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x7, x2, #16, #8 // Isolate cluster ID
+#endif
+ UBFX x2, x2, #8, #8 // Isolate core ID
+#else
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x7, x2, #8, #8 // Isolate cluster ID
+#endif
+ UBFX x2, x2, #0, #8 // Isolate core ID
+#endif
+#if TX_THREAD_SMP_CLUSTERS > 1
+ ADDS x2, x2, x7, LSL #2 // Calculate CPU ID
+#endif
+
+ LDR x1, =_tx_thread_smp_protection // Build address to protection structure
+ LDR w3, [x1, #4] // Pickup the owning core
+ CMP w3, w2 // Is it this core?
+ BEQ _owned // Yes, the protection is already owned
+
+ LDAXR w4, [x1, #0] // Pickup the protection flag
+ CBZ w4, _get_protection // Yes, get the protection
+ MSR DAIF, x0 // Restore interrupts
+ ISB //
+#ifdef TX_ENABLE_WFE
+ WFE // Go into standby
+#endif
+ B _tx_thread_smp_protect // On waking, restart the protection attempt
+
+_get_protection:
+ MOV x4, #1 // Build lock value
+ STXR w5, w4, [x1] // Attempt to get the protection
+ CBZ w5, _got_protection // Did it succeed? w5 = 0 means success!
+ MSR DAIF, x0 // Restore interrupts
+ B _tx_thread_smp_protect // Restart the protection attempt
+
+_got_protection:
+ DMB ISH //
+ STR w2, [x1, #4] // Save owning core
+_owned:
+ LDR w5, [x1, #8] // Pickup ownership count
+ ADD w5, w5, #1 // Increment ownership count
+ STR w5, [x1, #8] // Store ownership count
+ DMB ISH //
+ RET
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_protection_wait_list_macros.h b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_protection_wait_list_macros.h
new file mode 100644
index 00000000..c56c8d38
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_protection_wait_list_macros.h
@@ -0,0 +1,302 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread - Low Level SMP Support */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+
+ .macro _tx_thread_smp_protect_lock_got
+
+ /* Set the currently owned core. */
+ // _tx_thread_smp_protection.tx_thread_smp_protect_core = this_core;
+
+ STR w1, [x2, #4] // Store this core
+
+ /* Increment the protection count. */
+ // _tx_thread_smp_protection.tx_thread_smp_protect_count++;
+
+ LDR w3, [x2, #8] // Pickup ownership count
+ ADD w3, w3, #1 // Increment ownership count
+ STR w3, [x2, #8] // Store ownership count
+ DMB ISH
+
+ .endm
+
+ .macro _tx_thread_smp_protect_remove_from_front_of_list
+
+ /* Remove ourselves from the list. */
+ // _tx_thread_smp_protect_wait_list[_tx_thread_smp_protect_wait_list_head++] = 0xFFFFFFFF;
+
+ MOV w3, #0xFFFFFFFF // Build the invalid core value
+ LDR x4, =_tx_thread_smp_protect_wait_list_head // Get the address of the head
+ LDR w5, [x4] // Get the value of the head
+ LDR x6, =_tx_thread_smp_protect_wait_list // Get the address of the list
+ STR w3, [x6, x5, LSL #2] // Store the invalid core value
+ ADD w5, w5, #1 // Increment the head
+
+ /* Did we wrap? */
+ // if (_tx_thread_smp_protect_wait_list_head == TX_THREAD_SMP_MAX_CORES + 1)
+ // {
+
+ LDR x3, =_tx_thread_smp_protect_wait_list_size // Load address of core list size
+ LDR w3, [x3] // Load the max cores value
+ CMP w5, w3 // Compare the head to it
+ BNE _store_new_head\@ // Are we at the max?
+
+ // _tx_thread_smp_protect_wait_list_head = 0;
+
+ EOR w5, w5, w5 // We're at the max. Set it to zero
+
+ // }
+
+_store_new_head\@:
+
+ STR w5, [x4] // Store the new head
+
+ /* We have the lock! */
+ DMB ISH // Ensure write to protection finishes
+
+ // return;
+
+ .endm
+
+
+ .macro _tx_thread_smp_protect_wait_list_lock_get
+// VOID _tx_thread_smp_protect_wait_list_lock_get()
+// {
+ /* We do this until we have the lock. */
+ // while (1)
+ // {
+
+_tx_thread_smp_protect_wait_list_lock_get__try_to_get_lock\@:
+
+ // Is the list lock available? */
+ // _tx_thread_smp_protect_wait_list_lock_protect_in_force = load_exclusive(&_tx_thread_smp_protect_wait_list_lock_protect_in_force);
+
+ LDR x1, =_tx_thread_smp_protect_wait_list_lock_protect_in_force
+ LDAXR w2, [x1] // Pickup the protection flag
+
+ // if (protect_in_force == 0)
+ // {
+
+ CMP w2, #0
+ BNE _tx_thread_smp_protect_wait_list_lock_get__try_to_get_lock\@ // No, protection not available
+
+ /* Try to get the list. */
+ // int status = store_exclusive(&_tx_thread_smp_protect_wait_list_lock_protect_in_force, 1);
+
+ MOV w2, #1 // Build lock value
+ STXR w3, w2, [x1] // Attempt to get the protection
+
+ /* if (status == SUCCESS) */
+
+ CMP w3, #0
+ BNE _tx_thread_smp_protect_wait_list_lock_get__try_to_get_lock\@ // Did it fail? If so, try again.
+
+ /* We have the lock! */
+ // return;
+
+ .endm
+
+
+ .macro _tx_thread_smp_protect_wait_list_add
+// VOID _tx_thread_smp_protect_wait_list_add(UINT new_core)
+// {
+
+ /* We're about to modify the list, so get the list lock. */
+ // _tx_thread_smp_protect_wait_list_lock_get();
+
+ STP x1, x2, [sp, #-16]! // Save registers we'll be using
+
+ _tx_thread_smp_protect_wait_list_lock_get
+
+ LDP x1, x2, [sp], #16
+
+ /* Add this core. */
+ // _tx_thread_smp_protect_wait_list[_tx_thread_smp_protect_wait_list_tail++] = new_core;
+
+ LDR x3, =_tx_thread_smp_protect_wait_list_tail // Get the address of the tail
+ LDR w4, [x3] // Get the value of tail
+ LDR x5, =_tx_thread_smp_protect_wait_list // Get the address of the list
+ STR w1, [x5, x4, LSL #2] // Store the new core value
+ ADD w4, w4, #1 // Increment the tail
+
+ /* Did we wrap? */
+ // if (_tx_thread_smp_protect_wait_list_tail == _tx_thread_smp_protect_wait_list_size)
+ // {
+
+ LDR x5, =_tx_thread_smp_protect_wait_list_size // Load max cores address
+ LDR w5, [x5] // Load max cores value
+ CMP w4, w5 // Compare max cores to tail
+ BNE _tx_thread_smp_protect_wait_list_add__no_wrap\@ // Did we wrap?
+
+ // _tx_thread_smp_protect_wait_list_tail = 0;
+
+ MOV w4, #0
+
+ // }
+
+_tx_thread_smp_protect_wait_list_add__no_wrap\@:
+
+ STR w4, [x3] // Store the new tail value.
+ DMB ISH // Ensure that accesses to shared resource have completed
+
+ /* Release the list lock. */
+ // _tx_thread_smp_protect_wait_list_lock_protect_in_force = 0;
+
+ MOV w3, #0 // Build lock value
+ LDR x4, =_tx_thread_smp_protect_wait_list_lock_protect_in_force
+ STR w3, [x4] // Store the new value
+ DMB ISH // Ensure write to protection finishes
+
+ .endm
+
+
+ .macro _tx_thread_smp_protect_wait_list_remove
+// VOID _tx_thread_smp_protect_wait_list_remove(UINT core)
+// {
+
+ /* Get the core index. */
+ // UINT core_index;
+ // for (core_index = 0;; core_index++)
+
+ EOR w4, w4, w4 // Clear for 'core_index'
+ LDR x2, =_tx_thread_smp_protect_wait_list // Get the address of the list
+
+ // {
+
+_tx_thread_smp_protect_wait_list_remove__check_cur_core\@:
+
+ /* Is this the core? */
+ // if (_tx_thread_smp_protect_wait_list[core_index] == core)
+ // {
+ // break;
+
+ LDR w3, [x2, x4, LSL #2] // Get the value at the current index
+ CMP w3, w8 // Did we find the core?
+ BEQ _tx_thread_smp_protect_wait_list_remove__found_core\@
+
+ // }
+
+ ADD w4, w4, #1 // Increment cur index
+ B _tx_thread_smp_protect_wait_list_remove__check_cur_core\@ // Restart the loop
+
+ // }
+
+_tx_thread_smp_protect_wait_list_remove__found_core\@:
+
+ /* We're about to modify the list. Get the lock. We need the lock because another
+ core could be simultaneously adding (a core is simultaneously trying to get
+ the inter-core lock) or removing (a core is simultaneously being preempted,
+ like what is currently happening). */
+ // _tx_thread_smp_protect_wait_list_lock_get();
+
+ MOV x6, x1
+ _tx_thread_smp_protect_wait_list_lock_get
+ MOV x1, x6
+
+ /* We remove by shifting. */
+ // while (core_index != _tx_thread_smp_protect_wait_list_tail)
+ // {
+
+_tx_thread_smp_protect_wait_list_remove__compare_index_to_tail\@:
+
+ LDR x2, =_tx_thread_smp_protect_wait_list_tail // Load tail address
+ LDR w2, [x2] // Load tail value
+ CMP w4, w2 // Compare cur index and tail
+ BEQ _tx_thread_smp_protect_wait_list_remove__removed\@
+
+ // UINT next_index = core_index + 1;
+
+ MOV w2, w4 // Move current index to next index register
+ ADD w2, w2, #1 // Add 1
+
+ // if (next_index == _tx_thread_smp_protect_wait_list_size)
+ // {
+
+ LDR x3, =_tx_thread_smp_protect_wait_list_size
+ LDR w3, [x3]
+ CMP w2, w3
+ BNE _tx_thread_smp_protect_wait_list_remove__next_index_no_wrap\@
+
+ // next_index = 0;
+
+ MOV w2, #0
+
+ // }
+
+_tx_thread_smp_protect_wait_list_remove__next_index_no_wrap\@:
+
+ // list_cores[core_index] = list_cores[next_index];
+
+ LDR x5, =_tx_thread_smp_protect_wait_list // Get the address of the list
+ LDR w3, [x5, x2, LSL #2] // Get the value at the next index
+ STR w3, [x5, x4, LSL #2] // Store the value at the current index
+
+ // core_index = next_index;
+
+ MOV w4, w2
+
+ B _tx_thread_smp_protect_wait_list_remove__compare_index_to_tail\@
+
+ // }
+
+_tx_thread_smp_protect_wait_list_remove__removed\@:
+
+ /* Now update the tail. */
+ // if (_tx_thread_smp_protect_wait_list_tail == 0)
+ // {
+
+ LDR x5, =_tx_thread_smp_protect_wait_list_tail // Load tail address
+ LDR w4, [x5] // Load tail value
+ CMP w4, #0
+ BNE _tx_thread_smp_protect_wait_list_remove__tail_not_zero\@
+
+ // _tx_thread_smp_protect_wait_list_tail = _tx_thread_smp_protect_wait_list_size;
+
+ LDR x2, =_tx_thread_smp_protect_wait_list_size
+ LDR w4, [x2]
+
+ // }
+
+_tx_thread_smp_protect_wait_list_remove__tail_not_zero\@:
+
+ // _tx_thread_smp_protect_wait_list_tail--;
+
+ SUB w4, w4, #1
+ STR w4, [x5] // Store new tail value
+ DMB ISH // Ensure that accesses to shared resource have completed
+
+ /* Release the list lock. */
+ // _tx_thread_smp_protect_wait_list_lock_protect_in_force = 0;
+
+ MOV w2, #0 // Build lock value
+ LDR x4, =_tx_thread_smp_protect_wait_list_lock_protect_in_force // Load lock address
+ STR w2, [x4] // Store the new value
+ DMB ISH // Ensure write to protection finishes
+
+ /* We're no longer waiting. Note that this should be zero since, again,
+ this function is only called when a thread preemption is occurring. */
+ // _tx_thread_smp_protect_wait_counts[core]--;
+ LDR x4, =_tx_thread_smp_protect_wait_counts // Load wait list counts
+ LDR w2, [x4, x8, LSL #2] // Load waiting value
+ SUB w2, w2, #1 // Subtract 1
+ STR w2, [x4, x8, LSL #2] // Store new waiting value
+
+ .endm
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_time_get.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_time_get.S
new file mode 100644
index 00000000..39be9de5
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_time_get.S
@@ -0,0 +1,75 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread - Low Level SMP Support */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_smp_time_get Cortex-A35-SMP/AC6 */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function gets the global time value that is used for debug */
+/* information and event tracing. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* 32-bit time stamp */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ThreadX Source */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_smp_time_get
+ .type _tx_thread_smp_time_get, @function
+_tx_thread_smp_time_get:
+ MOV x0, #0 // FIXME: Get timer
+ RET
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_unprotect.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_unprotect.S
new file mode 100644
index 00000000..ab7d491f
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_smp_unprotect.S
@@ -0,0 +1,129 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread - Low Level SMP Support */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_smp_unprotect Cortex-A35-SMP/AC6 */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function releases previously obtained protection. The supplied */
+/* previous SR is restored. If the value of _tx_thread_system_state */
+/* and _tx_thread_preempt_disable are both zero, then multithreading */
+/* is enabled as well. */
+/* */
+/* INPUT */
+/* */
+/* Previous Status Register */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* ThreadX Source */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* added ARMv8.2-A support, */
+/* resulting in version 6.1.10 */
+/* 04-25-2022 William E. Lamie Modified comments, removed */
+/* FIFO queueing, */
+/* resulting in version 6.1.11 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+ .global _tx_thread_smp_unprotect
+ .type _tx_thread_smp_unprotect, @function
+_tx_thread_smp_unprotect:
+ MSR DAIFSet, 0x3 // Lockout interrupts
+
+ MRS x1, MPIDR_EL1 // Pickup the core ID
+#ifdef TX_ARMV8_2
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x2, x1, #16, #8 // Isolate cluster ID
+#endif
+ UBFX x1, x1, #8, #8 // Isolate core ID
+#else
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x2, x1, #8, #8 // Isolate cluster ID
+#endif
+ UBFX x1, x1, #0, #8 // Isolate core ID
+#endif
+#if TX_THREAD_SMP_CLUSTERS > 1
+ ADDS x1, x1, x2, LSL #2 // Calculate CPU ID
+#endif
+
+ LDR x2,=_tx_thread_smp_protection // Build address of protection structure
+ LDR w3, [x2, #4] // Pickup the owning core
+ CMP w1, w3 // Is it this core?
+ BNE _still_protected // If this is not the owning core, protection is in force elsewhere
+
+ LDR w3, [x2, #8] // Pickup the protection count
+ CMP w3, #0 // Check to see if the protection is still active
+ BEQ _still_protected // If the protection count is zero, protection has already been cleared
+
+ SUB w3, w3, #1 // Decrement the protection count
+ STR w3, [x2, #8] // Store the new count back
+ CMP w3, #0 // Check to see if the protection is still active
+ BNE _still_protected // If the protection count is non-zero, protection is still in force
+ LDR x2,=_tx_thread_preempt_disable // Build address of preempt disable flag
+ LDR w3, [x2] // Pickup preempt disable flag
+ CMP w3, #0 // Is the preempt disable flag set?
+ BNE _still_protected // Yes, skip the protection release
+
+ LDR x2,=_tx_thread_smp_protection // Build address of protection structure
+ MOV w3, #0xFFFFFFFF // Build invalid value
+ STR w3, [x2, #4] // Mark the protected core as invalid
+ DMB ISH // Ensure that accesses to shared resource have completed
+ MOV w3, #0 // Build release protection value
+ STR w3, [x2, #0] // Release the protection
+ DSB ISH // To ensure update of the protection occurs before other CPUs awake
+
+_still_protected:
+#ifdef TX_ENABLE_WFE
+ SEV // Send event to other CPUs, wakes anyone waiting on the protection (using WFE)
+#endif
+ MSR DAIF, x0 // Restore interrupt posture
+ RET
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_stack_build.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_stack_build.S
new file mode 100644
index 00000000..0d1d4cc2
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_stack_build.S
@@ -0,0 +1,165 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_stack_build ARMv8-A-SMP */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function builds a stack frame on the supplied thread's stack. */
+/* The stack frame results in a fake interrupt return to the supplied */
+/* function pointer. */
+/* */
+/* INPUT */
+/* */
+/* thread_ptr Pointer to thread */
+/* function_ptr Pointer to entry function */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_thread_create Create thread service */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_thread_stack_build(TX_THREAD *thread_ptr, VOID (*function_ptr)(VOID))
+// {
+ .global _tx_thread_stack_build
+ .type _tx_thread_stack_build, @function
+_tx_thread_stack_build:
+
+
+ /* Build an interrupt frame. On Cortex-A35 it should look like this:
+
+ Stack Top: SSPR Initial SSPR
+ ELR Point of interrupt
+ x28 Initial value for x28
+ not used Not used
+ x26 Initial value for x26
+ x27 Initial value for x27
+ x24 Initial value for x24
+ x25 Initial value for x25
+ x22 Initial value for x22
+ x23 Initial value for x23
+ x20 Initial value for x20
+ x21 Initial value for x21
+ x18 Initial value for x18
+ x19 Initial value for x19
+ x16 Initial value for x16
+ x17 Initial value for x17
+ x14 Initial value for x14
+ x15 Initial value for x15
+ x12 Initial value for x12
+ x13 Initial value for x13
+ x10 Initial value for x10
+ x11 Initial value for x11
+ x8 Initial value for x8
+ x9 Initial value for x9
+ x6 Initial value for x6
+ x7 Initial value for x7
+ x4 Initial value for x4
+ x5 Initial value for x5
+ x2 Initial value for x2
+ x3 Initial value for x3
+ x0 Initial value for x0
+ x1 Initial value for x1
+ x29 Initial value for x29 (frame pointer)
+ x30 Initial value for x30 (link register)
+ 0 For stack backtracing
+
+ Stack Bottom: (higher memory address) */
+
+ LDR x4, [x0, #24] // Pickup end of stack area
+ BIC x4, x4, #0xF // Ensure 16-byte alignment
+
+ /* Actually build the stack frame. */
+
+ MOV x2, #0 // Build clear value
+ MOV x3, #0 //
+
+ STP x2, x3, [x4, #-16]! // Set backtrace to 0
+ STP x2, x3, [x4, #-16]! // Set initial x29, x30
+ STP x2, x3, [x4, #-16]! // Set initial x0, x1
+ STP x2, x3, [x4, #-16]! // Set initial x2, x3
+ STP x2, x3, [x4, #-16]! // Set initial x4, x5
+ STP x2, x3, [x4, #-16]! // Set initial x6, x7
+ STP x2, x3, [x4, #-16]! // Set initial x8, x9
+ STP x2, x3, [x4, #-16]! // Set initial x10, x11
+ STP x2, x3, [x4, #-16]! // Set initial x12, x13
+ STP x2, x3, [x4, #-16]! // Set initial x14, x15
+ STP x2, x3, [x4, #-16]! // Set initial x16, x17
+ STP x2, x3, [x4, #-16]! // Set initial x18, x19
+ STP x2, x3, [x4, #-16]! // Set initial x20, x21
+ STP x2, x3, [x4, #-16]! // Set initial x22, x23
+ STP x2, x3, [x4, #-16]! // Set initial x24, x25
+ STP x2, x3, [x4, #-16]! // Set initial x26, x27
+ STP x2, x3, [x4, #-16]! // Set initial x28
+#ifdef EL1
+ MOV x2, #0x4 // Build initial SPSR (EL1)
+#else
+#ifdef EL2
+ MOV x2, #0x8 // Build initial SPSR (EL2)
+#else
+ MOV x2, #0xC // Build initial SPSR (EL3)
+#endif
+#endif
+ MOV x3, x1 // Build initial ELR
+ STP x2, x3, [x4, #-16]! // Set initial SPSR & ELR
+
+ /* Setup stack pointer. */
+ // thread_ptr -> tx_thread_stack_ptr = x2;
+
+ STR x4, [x0, #8] // Save stack pointer in thread's
+ MOV x3, #1 // Build ready flag
+ STR w3, [x0, #260] // Set ready flag
+ RET // Return to caller
+
+// }
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_system_return.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_system_return.S
new file mode 100644
index 00000000..0142f0e6
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_thread_system_return.S
@@ -0,0 +1,194 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Thread */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_thread_system_return ARMv8-A-SMP */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is target processor specific. It is used to transfer */
+/* control from a thread back to the ThreadX system. Only a */
+/* minimal context is saved since the compiler assumes temp registers */
+/* are going to get slicked by a function call anyway. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* _tx_thread_schedule Thread scheduling loop */
+/* */
+/* CALLED BY */
+/* */
+/* ThreadX components */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* added ARMv8.2-A support, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_thread_system_return(VOID)
+// {
+ .global _tx_thread_system_return
+ .type _tx_thread_system_return, @function
+_tx_thread_system_return:
+
+ /* Save minimal context on the stack. */
+
+ MRS x0, DAIF // Pickup DAIF
+ MSR DAIFSet, 0x3 // Lockout interrupts
+ STP x29, x30, [sp, #-16]! // Save x29 (frame pointer), x30 (link register)
+ STP x19, x20, [sp, #-16]! // Save x19, x20
+ STP x21, x22, [sp, #-16]! // Save x21, x22
+ STP x23, x24, [sp, #-16]! // Save x23, x24
+ STP x25, x26, [sp, #-16]! // Save x25, x26
+ STP x27, x28, [sp, #-16]! // Save x27, x28
+ MRS x8, MPIDR_EL1 // Pickup the core ID
+#ifdef TX_ARMV8_2
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x3, x8, #16, #8 // Isolate cluster ID
+#endif
+ UBFX x8, x8, #8, #8 // Isolate core ID
+#else
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x3, x8, #8, #8 // Isolate cluster ID
+#endif
+ UBFX x8, x8, #0, #8 // Isolate core ID
+#endif
+#if TX_THREAD_SMP_CLUSTERS > 1
+ ADDS x8, x8, x3, LSL #2 // Calculate CPU ID
+#endif
+ LDR x5, =_tx_thread_current_ptr // Pickup address of current ptr
+ LDR x6, [x5, x8, LSL #3] // Pickup current thread pointer
+
+#ifdef ENABLE_ARM_FP
+ LDR w7, [x6, #268] // Pickup FP enable flag
+ CMP w7, #0 // Is FP enabled?
+ BEQ _skip_fp_save // No, skip FP save
+ STP q8, q9, [sp, #-32]! // Save q8, q9
+ STP q10, q11, [sp, #-32]! // Save q10, q11
+ STP q12, q13, [sp, #-32]! // Save q12, q13
+ STP q14, q15, [sp, #-32]! // Save q14, q15
+ MRS x2, FPSR // Pickup FPSR
+ MRS x3, FPCR // Pickup FPCR
+ STP x2, x3, [sp, #-16]! // Save FPSR, FPCR
+_skip_fp_save:
+#endif
+
+ MOV x1, #0 // Clear x1
+ STP x0, x1, [sp, #-16]! // Save DAIF and clear value for ELR_EK1
+
+#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
+
+ /* Call the thread exit function to indicate the thread is no longer executing. */
+
+ MOV x19, x5 // Save x5
+ MOV x20, x6 // Save x6
+ MOV x21, x8 // Save x2
+ BL _tx_execution_thread_exit // Call the thread exit function
+ MOV x8, x21 // Restore x2
+ MOV x5, x19 // Restore x5
+ MOV x6, x20 // Restore x6
+#endif
+
+ LDR x2, =_tx_timer_time_slice // Pickup address of time slice
+ LDR w1, [x2, x8, LSL #2] // Pickup current time slice
+
+ /* Save current stack and switch to system stack. */
+ // _tx_thread_current_ptr[core] -> tx_thread_stack_ptr = sp;
+ // sp = _tx_thread_system_stack_ptr[core];
+
+ MOV x4, sp //
+ STR x4, [x6, #8] // Save thread stack pointer
+ LDR x3, =_tx_thread_system_stack_ptr // Pickup address of system stack
+ LDR x4, [x3, x8, LSL #3] // Pickup system stack pointer
+ MOV sp, x4 // Setup system stack pointer
+
+ /* Determine if the time-slice is active. */
+ // if (_tx_timer_time_slice[core])
+ // {
+
+ MOV x4, #0 // Build clear value
+ CMP w1, #0 // Is a time-slice active?
+ BEQ __tx_thread_dont_save_ts // No, don't save the time-slice
+
+ /* Save the current remaining time-slice. */
+ // _tx_thread_current_ptr -> tx_thread_time_slice = _tx_timer_time_slice;
+ // _tx_timer_time_slice = 0;
+
+ STR w4, [x2, x8, LSL #2] // Clear time-slice
+ STR w1, [x6, #36] // Store current time-slice
+
+ // }
+__tx_thread_dont_save_ts:
+
+ /* Clear the current thread pointer. */
+ // _tx_thread_current_ptr = TX_NULL;
+
+ STR x4, [x5, x8, LSL #3] // Clear current thread pointer
+
+ /* Set ready bit in thread control block. */
+
+ MOV x3, #1 // Build ready value
+ STR w3, [x6, #260] // Make the thread ready
+ DMB ISH //
+
+ /* Now clear protection. It is assumed that protection is in force whenever this routine is called. */
+
+ LDR x3, =_tx_thread_smp_protection // Pickup address of protection structure
+ LDR x1, =_tx_thread_preempt_disable // Build address to preempt disable flag
+ STR w4, [x1, #0] // Clear preempt disable flag
+ STR w4, [x3, #8] // Cear protection count
+ MOV x1, #0xFFFFFFFF // Build invalid value
+ STR w1, [x3, #4] // Set core to an invalid value
+ DMB ISH // Ensure that accesses to shared resource have completed
+ STR w4, [x3, #0] // Clear protection
+ DSB ISH // To ensure update of the shared resource occurs before other CPUs awake
+ SEV // Send event to other CPUs, wakes anyone waiting on a mutex (using WFE)
+ B _tx_thread_schedule // Jump to scheduler!
+
+// }
diff --git a/ports_arch/ARMv8-A/threadx_smp/common/src/tx_timer_interrupt.S b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_timer_interrupt.S
new file mode 100644
index 00000000..af375e4c
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/common/src/tx_timer_interrupt.S
@@ -0,0 +1,198 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Timer */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_timer_interrupt ARMv8-A-SMP */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function processes the hardware timer interrupt. This */
+/* processing includes incrementing the system clock and checking for */
+/* time slice and/or timer expiration. If either is found, the */
+/* interrupt context save/restore functions are called along with the */
+/* expiration functions. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* _tx_timer_expiration_process Timer expiration processing */
+/* _tx_thread_time_slice Time slice interrupted thread */
+/* */
+/* CALLED BY */
+/* */
+/* interrupt vector */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_timer_interrupt(VOID)
+// {
+ .global _tx_timer_interrupt
+ .type _tx_timer_interrupt, @function
+_tx_timer_interrupt:
+
+ MRS x2, MPIDR_EL1 // Pickup the core ID
+#ifdef TX_ARMV8_2
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x3, x2, #16, #8 // Isolate cluster ID
+#endif
+ UBFX x2, x2, #8, #8 // Isolate core ID
+#else
+#if TX_THREAD_SMP_CLUSTERS > 1
+ UBFX x3, x2, #8, #8 // Isolate cluster ID
+#endif
+ UBFX x2, x2, #0, #8 // Isolate core ID
+#endif
+#if TX_THREAD_SMP_CLUSTERS > 1
+ ADDS x2, x2, x3, LSL #2 // Calculate CPU ID
+#endif
+ CMP x2, #0 // Is this core 0?
+ BEQ __tx_process_timer // If desired core, continue processing
+ RET // Simply return if different core
+__tx_process_timer:
+
+ /* Upon entry to this routine, it is assumed that context save has already
+ been called, and therefore the compiler scratch registers are available
+ for use. */
+
+ STP x27, x28, [sp, #-16]! // Save x27, x28
+ STP x29, x30, [sp, #-16]! // Save x29 (frame pointer), x30 (link register)
+
+ /* Get inter-core protection. */
+
+ BL _tx_thread_smp_protect // Get inter-core protection
+ MOV x28, x0 // Save the return value in preserved register
+
+ /* Increment the system clock. */
+ // _tx_timer_system_clock++;
+
+ LDR x1, =_tx_timer_system_clock // Pickup address of system clock
+ LDR w0, [x1, #0] // Pickup system clock
+ ADD w0, w0, #1 // Increment system clock
+ STR w0, [x1, #0] // Store new system clock
+
+ /* Test for timer expiration. */
+ // if (*_tx_timer_current_ptr)
+ // {
+
+ LDR x1, =_tx_timer_current_ptr // Pickup current timer pointer addr
+ LDR x0, [x1, #0] // Pickup current timer
+ LDR x2, [x0, #0] // Pickup timer list entry
+ CMP x2, #0 // Is there anything in the list?
+ BEQ __tx_timer_no_timer // No, just increment the timer
+
+ /* Set expiration flag. */
+ // _tx_timer_expired = TX_TRUE;
+
+ LDR x3, =_tx_timer_expired // Pickup expiration flag address
+ MOV w2, #1 // Build expired value
+ STR w2, [x3, #0] // Set expired flag
+ B __tx_timer_done // Finished timer processing
+
+ // }
+ // else
+ // {
+__tx_timer_no_timer:
+
+ /* No timer expired, increment the timer pointer. */
+ // _tx_timer_current_ptr++;
+
+ ADD x0, x0, #8 // Move to next timer
+
+ /* Check for wrap-around. */
+ // if (_tx_timer_current_ptr == _tx_timer_list_end)
+
+ LDR x3, =_tx_timer_list_end // Pickup addr of timer list end
+ LDR x2, [x3, #0] // Pickup list end
+ CMP x0, x2 // Are we at list end?
+ BNE __tx_timer_skip_wrap // No, skip wrap-around logic
+
+ /* Wrap to beginning of list. */
+ // _tx_timer_current_ptr = _tx_timer_list_start;
+
+ LDR x3, =_tx_timer_list_start // Pickup addr of timer list start
+ LDR x0, [x3, #0] // Set current pointer to list start
+
+__tx_timer_skip_wrap:
+
+ STR x0, [x1, #0] // Store new current timer pointer
+ // }
+
+__tx_timer_done:
+
+ /* Did a timer expire? */
+ // if (_tx_timer_expired)
+ // {
+
+ LDR x1, =_tx_timer_expired // Pickup addr of expired flag
+ LDR w0, [x1, #0] // Pickup timer expired flag
+ CMP w0, #0 // Check for timer expiration
+ BEQ __tx_timer_dont_activate // If not set, skip timer activation
+
+ /* Process timer expiration. */
+ // _tx_timer_expiration_process();
+
+ BL _tx_timer_expiration_process // Call the timer expiration handling routine
+
+ // }
+__tx_timer_dont_activate:
+
+ /* Call time-slice processing. */
+ // _tx_thread_time_slice();
+ BL _tx_thread_time_slice // Call time-slice processing
+
+ /* Release inter-core protection. */
+
+ MOV x0, x28 // Pass the previous status register back
+ BL _tx_thread_smp_unprotect // Release protection
+
+ LDP x29, x30, [sp], #16 // Recover x29, x30
+ LDP x27, x28, [sp], #16 // Recover x27, x28
+ RET // Return to caller
+
+// }
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/.cproject b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/.cproject
new file mode 100644
index 00000000..f9c90b21
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/.cproject
@@ -0,0 +1,148 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/.project b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/.project
new file mode 100644
index 00000000..a1b15572
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/.project
@@ -0,0 +1,26 @@
+
+
+ sample_threadx
+
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.genmakebuilder
+ clean,full,incremental,
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder
+ full,incremental,
+
+
+
+
+
+ org.eclipse.cdt.core.cnature
+ org.eclipse.cdt.managedbuilder.core.managedBuildNature
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigNature
+
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3.h b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3.h
new file mode 100644
index 00000000..dfe37586
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3.h
@@ -0,0 +1,561 @@
+/*
+ * GICv3.h - data types and function prototypes for GICv3 utility routines
+ *
+ * Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#ifndef GICV3_h
+#define GICV3_h
+
+#include
+
+/*
+ * extra flags for GICD enable
+ */
+typedef enum
+{
+ gicdctlr_EnableGrp0 = (1 << 0),
+ gicdctlr_EnableGrp1NS = (1 << 1),
+ gicdctlr_EnableGrp1A = (1 << 1),
+ gicdctlr_EnableGrp1S = (1 << 2),
+ gicdctlr_EnableAll = (1 << 2) | (1 << 1) | (1 << 0),
+ gicdctlr_ARE_S = (1 << 4), /* Enable Secure state affinity routing */
+ gicdctlr_ARE_NS = (1 << 5), /* Enable Non-Secure state affinity routing */
+ gicdctlr_DS = (1 << 6), /* Disable Security support */
+ gicdctlr_E1NWF = (1 << 7) /* Enable "1-of-N" wakeup model */
+} GICDCTLRFlags_t;
+
+/*
+ * modes for SPI routing
+ */
+typedef enum
+{
+ gicdirouter_ModeSpecific = 0,
+ gicdirouter_ModeAny = (1 << 31)
+} GICDIROUTERBits_t;
+
+typedef enum
+{
+ gicdicfgr_Level = 0,
+ gicdicfgr_Edge = (1 << 1)
+} GICDICFGRBits_t;
+
+typedef enum
+{
+ gicigroupr_G0S = 0,
+ gicigroupr_G1NS = (1 << 0),
+ gicigroupr_G1S = (1 << 2)
+} GICIGROUPRBits_t;
+
+typedef enum
+{
+ gicrwaker_ProcessorSleep = (1 << 1),
+ gicrwaker_ChildrenAsleep = (1 << 2)
+} GICRWAKERBits_t;
+
+/**********************************************************************/
+
+/*
+ * Utility macros & functions
+ */
+#define RANGE_LIMIT(x) ((sizeof(x) / sizeof((x)[0])) - 1)
+
+static inline uint64_t gicv3PackAffinity(uint32_t aff3, uint32_t aff2,
+ uint32_t aff1, uint32_t aff0)
+{
+ /*
+ * only need to cast aff3 to get type promotion for all affinities
+ */
+ return ((((uint64_t)aff3 & 0xff) << 32) |
+ ((aff2 & 0xff) << 16) |
+ ((aff1 & 0xff) << 8) | aff0);
+}
+
+/**********************************************************************/
+
+/*
+ * GIC Distributor Function Prototypes
+ */
+
+/*
+ * ConfigGICD - configure GIC Distributor prior to enabling it
+ *
+ * Inputs:
+ *
+ * control - control flags
+ *
+ * Returns:
+ *
+ *
+ *
+ * NOTE:
+ *
+ * ConfigGICD() will set an absolute flags value, whereas
+ * {En,Dis}ableGICD() will only {set,clear} the flag bits
+ * passed as a parameter
+ */
+void ConfigGICD(GICDCTLRFlags_t flags);
+
+/*
+ * EnableGICD - top-level enable for GIC Distributor
+ *
+ * Inputs:
+ *
+ * flags - new control flags to set
+ *
+ * Returns:
+ *
+ *
+ *
+ * NOTE:
+ *
+ * ConfigGICD() will set an absolute flags value, whereas
+ * {En,Dis}ableGICD() will only {set,clear} the flag bits
+ * passed as a parameter
+ */
+void EnableGICD(GICDCTLRFlags_t flags);
+
+/*
+ * DisableGICD - top-level disable for GIC Distributor
+ *
+ * Inputs
+ *
+ * flags - control flags to clear
+ *
+ * Returns
+ *
+ *
+ *
+ * NOTE:
+ *
+ * ConfigGICD() will set an absolute flags value, whereas
+ * {En,Dis}ableGICD() will only {set,clear} the flag bits
+ * passed as a parameter
+ */
+void DisableGICD(GICDCTLRFlags_t flags);
+
+/*
+ * SyncAREinGICD - synchronise GICD Address Routing Enable bits
+ *
+ * Inputs
+ *
+ * flags - absolute flag bits to set in GIC Distributor
+ *
+ * dosync - flag whether to wait for ARE bits to match passed
+ * flag field (dosync = true), or whether to set absolute
+ * flag bits (dosync = false)
+ *
+ * Returns
+ *
+ *
+ *
+ * NOTE:
+ *
+ * This function is used to resolve a race in an MP system whereby secondary
+ * CPUs cannot reliably program all Redistributor registers until the
+ * primary CPU has enabled Address Routing. The primary CPU will call this
+ * function with dosync = false, while the secondaries will call it with
+ * dosync = true.
+ */
+void SyncAREinGICD(GICDCTLRFlags_t flags, uint32_t dosync);
+
+/*
+ * EnableSPI - enable a specific shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - which interrupt to enable
+ *
+ * Returns:
+ *
+ *
+ */
+void EnableSPI(uint32_t id);
+
+/*
+ * DisableSPI - disable a specific shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - which interrupt to disable
+ *
+ * Returns:
+ *
+ *
+ */
+void DisableSPI(uint32_t id);
+
+/*
+ * SetSPIPriority - configure the priority for a shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * priority - 8-bit priority to program (see note below)
+ *
+ * Returns:
+ *
+ *
+ *
+ * Note:
+ *
+ * The GICv3 architecture makes this function sensitive to the Security
+ * context in terms of what effect it has on the programmed priority: no
+ * attempt is made to adjust for the reduced priority range available
+ * when making Non-Secure accesses to the GIC
+ */
+void SetSPIPriority(uint32_t id, uint32_t priority);
+
+/*
+ * GetSPIPriority - determine the priority for a shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * Returns:
+ *
+ * interrupt priority in the range 0 - 0xff
+ */
+uint32_t GetSPIPriority(uint32_t id);
+
+/*
+ * SetSPIRoute - specify interrupt routing when gicdctlr_ARE is enabled
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * affinity - prepacked "dotted quad" affinity routing. NOTE: use the
+ * gicv3PackAffinity() helper routine to generate this input
+ *
+ * mode - select routing mode (specific affinity, or any recipient)
+ *
+ * Returns:
+ *
+ *
+ */
+void SetSPIRoute(uint32_t id, uint64_t affinity, GICDIROUTERBits_t mode);
+
+/*
+ * GetSPIRoute - read ARE-enabled interrupt routing information
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * Returns:
+ *
+ * routing configuration
+ */
+uint64_t GetSPIRoute(uint32_t id);
+
+/*
+ * SetSPITarget - configure the set of processor targets for an interrupt
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * target - 8-bit target bitmap
+ *
+ * Returns
+ *
+ *
+ */
+void SetSPITarget(uint32_t id, uint32_t target);
+
+/*
+ * GetSPITarget - read the set of processor targets for an interrupt
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ * 8-bit target bitmap
+ */
+uint32_t GetSPITarget(uint32_t id);
+
+/*
+ * ConfigureSPI - setup an interrupt as edge- or level-triggered
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * config - desired configuration
+ *
+ * Returns
+ *
+ *
+ */
+void ConfigureSPI(uint32_t id, GICDICFGRBits_t config);
+
+/*
+ * SetSPIPending - mark an interrupt as pending
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void SetSPIPending(uint32_t id);
+
+/*
+ * ClearSPIPending - mark an interrupt as not pending
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void ClearSPIPending(uint32_t id);
+
+/*
+ * GetSPIPending - query whether an interrupt is pending
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ * pending status
+ */
+uint32_t GetSPIPending(uint32_t id);
+
+/*
+ * SetSPISecurity - mark a shared peripheral interrupt as
+ * security
+ *
+ * Inputs
+ *
+ * id - which interrupt to mark
+ *
+ * group - the group for the interrupt
+ *
+ * Returns
+ *
+ *
+ */
+void SetSPISecurity(uint32_t id, GICIGROUPRBits_t group);
+
+/*
+ * SetSPISecurityBlock - mark a block of 32 shared peripheral
+ * interrupts as security
+ *
+ * Inputs:
+ *
+ * block - which block to mark (e.g. 1 = Ints 32-63)
+ *
+ * group - the group for the interrupts
+ *
+ * Returns:
+ *
+ *
+ */
+void SetSPISecurityBlock(uint32_t block, GICIGROUPRBits_t group);
+
+/*
+ * SetSPISecurityAll - mark all shared peripheral interrupts
+ * as security
+ *
+ * Inputs:
+ *
+ * group - the group for the interrupts
+ *
+ * Returns:
+ *
+ *
+ */
+void SetSPISecurityAll(GICIGROUPRBits_t group);
+
+/**********************************************************************/
+
+/*
+ * GIC Re-Distributor Function Prototypes
+ *
+ * The model for calling Redistributor functions is that, rather than
+ * identifying the target redistributor with every function call, the
+ * SelectRedistributor() function is used to identify which redistributor
+ * is to be used for all functions until a different redistributor is
+ * explicitly selected
+ */
+
+/*
+ * WakeupGICR - wake up a Redistributor
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to wakeup
+ *
+ * Returns:
+ *
+ *
+ */
+void WakeupGICR(uint32_t gicr);
+
+/*
+ * EnablePrivateInt - enable a private (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - which interrupt to enable
+ *
+ * Returns:
+ *
+ *
+ */
+void EnablePrivateInt(uint32_t gicr, uint32_t id);
+
+/*
+ * DisablePrivateInt - disable a private (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - which interrupt to disable
+ *
+ * Returns:
+ *
+ *
+ */
+void DisablePrivateInt(uint32_t gicr, uint32_t id);
+
+/*
+ * SetPrivateIntPriority - configure the priority for a private
+ * (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * priority - 8-bit priority to program (see note below)
+ *
+ * Returns:
+ *
+ *
+ *
+ * Note:
+ *
+ * The GICv3 architecture makes this function sensitive to the Security
+ * context in terms of what effect it has on the programmed priority: no
+ * attempt is made to adjust for the reduced priority range available
+ * when making Non-Secure accesses to the GIC
+ */
+void SetPrivateIntPriority(uint32_t gicr, uint32_t id, uint32_t priority);
+
+/*
+ * GetPrivateIntPriority - configure the priority for a private
+ * (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns:
+ *
+ * Int priority
+ */
+uint32_t GetPrivateIntPriority(uint32_t gicr, uint32_t id);
+
+/*
+ * SetPrivateIntPending - mark a private (SGI/PPI) interrupt as pending
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void SetPrivateIntPending(uint32_t gicr, uint32_t id);
+
+/*
+ * ClearPrivateIntPending - mark a private (SGI/PPI) interrupt as not pending
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void ClearPrivateIntPending(uint32_t gicr, uint32_t id);
+
+/*
+ * GetPrivateIntPending - query whether a private (SGI/PPI) interrupt is pending
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ * pending status
+ */
+uint32_t GetPrivateIntPending(uint32_t gicr, uint32_t id);
+
+/*
+ * SetPrivateIntSecurity - mark a private (SGI/PPI) interrupt as
+ * security
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - which interrupt to mark
+ *
+ * group - the group for the interrupt
+ *
+ * Returns
+ *
+ *
+ */
+void SetPrivateIntSecurity(uint32_t gicr, uint32_t id, GICIGROUPRBits_t group);
+
+/*
+ * SetPrivateIntSecurityBlock - mark all 32 private (SGI/PPI)
+ * interrupts as security
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * group - the group for the interrupt
+ *
+ * Returns:
+ *
+ *
+ */
+void SetPrivateIntSecurityBlock(uint32_t gicr, GICIGROUPRBits_t group);
+
+#endif /* ndef GICV3_h */
+
+/* EOF GICv3.h */
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_aliases.h b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_aliases.h
new file mode 100644
index 00000000..826ba973
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_aliases.h
@@ -0,0 +1,113 @@
+//
+// Aliases for GICv3 registers
+//
+// Copyright (c) 2016-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef GICV3_ALIASES_H
+#define GICV3_ALIASES_H
+
+#ifndef __clang__
+
+/*
+ * Mapping of MSR and MRS to physical and virtual CPU interface registers
+ *
+ * Arm Generic Interrupt Controller Architecture Specification
+ * GIC architecture version 3.0 and version 4.0
+ * Table 8-5
+ */
+#define ICC_AP0R0_EL1 S3_0_C12_C8_4
+#define ICC_AP0R1_EL1 S3_0_C12_C8_5
+#define ICC_AP0R2_EL1 S3_0_C12_C8_6
+#define ICC_AP0R3_EL1 S3_0_C12_C8_7
+
+#define ICC_AP1R0_EL1 S3_0_C12_C9_0
+#define ICC_AP1R1_EL1 S3_0_C12_C9_1
+#define ICC_AP1R2_EL1 S3_0_C12_C9_2
+#define ICC_AP1R3_EL1 S3_0_C12_C9_3
+
+#define ICC_ASGI1R_EL1 S3_0_C12_C11_6
+
+#define ICC_BPR0_EL1 S3_0_C12_C8_3
+#define ICC_BPR1_EL1 S3_0_C12_C12_3
+
+#define ICC_CTLR_EL1 S3_0_C12_C12_4
+#define ICC_CTLR_EL3 S3_6_C12_C12_4
+
+#define ICC_DIR_EL1 S3_0_C12_C11_1
+
+#define ICC_EOIR0_EL1 S3_0_C12_C8_1
+#define ICC_EOIR1_EL1 S3_0_C12_C12_1
+
+#define ICC_HPPIR0_EL1 S3_0_C12_C8_2
+#define ICC_HPPIR1_EL1 S3_0_C12_C12_2
+
+#define ICC_IAR0_EL1 S3_0_C12_C8_0
+#define ICC_IAR1_EL1 S3_0_C12_C12_0
+
+#define ICC_IGRPEN0_EL1 S3_0_C12_C12_6
+#define ICC_IGRPEN1_EL1 S3_0_C12_C12_7
+#define ICC_IGRPEN1_EL3 S3_6_C12_C12_7
+
+#define ICC_PMR_EL1 S3_0_C4_C6_0
+#define ICC_RPR_EL1 S3_0_C12_C11_3
+
+#define ICC_SGI0R_EL1 S3_0_C12_C11_7
+#define ICC_SGI1R_EL1 S3_0_C12_C11_5
+
+#define ICC_SRE_EL1 S3_0_C12_C12_5
+#define ICC_SRE_EL2 S3_4_C12_C9_5
+#define ICC_SRE_EL3 S3_6_C12_C12_5
+
+/*
+ * Mapping of MSR and MRS to virtual interface control registers
+ *
+ * Arm Generic Interrupt Controller Architecture Specification
+ * GIC architecture version 3.0 and version 4.0
+ * Table 8-6
+ */
+#define ICH_AP0R0_EL2 S3_4_C12_C8_0
+#define ICH_AP0R1_EL2 S3_4_C12_C8_1
+#define ICH_AP0R2_EL2 S3_4_C12_C8_2
+#define ICH_AP0R3_EL2 S3_4_C12_C8_3
+
+#define ICH_AP1R0_EL2 S3_4_C12_C9_0
+#define ICH_AP1R1_EL2 S3_4_C12_C9_1
+#define ICH_AP1R2_EL2 S3_4_C12_C9_2
+#define ICH_AP1R3_EL2 S3_4_C12_C9_3
+
+#define ICH_HCR_EL2 S3_4_C12_C11_0
+
+#define ICH_VTR_EL2 S3_4_C12_C11_1
+
+#define ICH_MISR_EL2 S3_4_C12_C11_2
+
+#define ICH_EISR_EL2 S3_4_C12_C11_3
+
+#define ICH_ELRSR_EL2 S3_4_C12_C11_5
+
+#define ICH_VMCR_EL2 S3_4_C12_C11_7
+
+#define ICH_LR0_EL2 S3_4_C12_C12_0
+#define ICH_LR1_EL2 S3_4_C12_C12_1
+#define ICH_LR2_EL2 S3_4_C12_C12_2
+#define ICH_LR3_EL2 S3_4_C12_C12_3
+#define ICH_LR4_EL2 S3_4_C12_C12_4
+#define ICH_LR5_EL2 S3_4_C12_C12_5
+#define ICH_LR6_EL2 S3_4_C12_C12_6
+#define ICH_LR7_EL2 S3_4_C12_C12_7
+#define ICH_LR8_EL2 S3_4_C12_C13_0
+#define ICH_LR9_EL2 S3_4_C12_C13_1
+#define ICH_LR10_EL2 S3_4_C12_C13_2
+#define ICH_LR11_EL2 S3_4_C12_C13_3
+#define ICH_LR12_EL2 S3_4_C12_C13_4
+#define ICH_LR13_EL2 S3_4_C12_C13_5
+#define ICH_LR14_EL2 S3_4_C12_C13_6
+#define ICH_LR15_EL2 S3_4_C12_C13_7
+
+#endif /* not __clang__ */
+
+#endif /* GICV3_ALIASES */
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_gicc.h b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_gicc.h
new file mode 100644
index 00000000..998d92b5
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_gicc.h
@@ -0,0 +1,254 @@
+/*
+ * GICv3_gicc.h - prototypes and inline functions for GICC system register operations
+ *
+ * Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#ifndef GICV3_gicc_h
+#define GICV3_gicc_h
+
+#include "GICv3_aliases.h"
+
+#define stringify_no_expansion(x) #x
+#define stringify(x) stringify_no_expansion(x)
+
+/**********************************************************************/
+
+typedef enum
+{
+ sreSRE = (1 << 0),
+ sreDFB = (1 << 1),
+ sreDIB = (1 << 2),
+ sreEnable = (1 << 3)
+} ICC_SREBits_t;
+
+static inline void setICC_SRE_EL1(ICC_SREBits_t mode)
+{
+ asm("msr "stringify(ICC_SRE_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_SRE_EL1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_SRE_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_SRE_EL2(ICC_SREBits_t mode)
+{
+ asm("msr "stringify(ICC_SRE_EL2)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_SRE_EL2(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_SRE_EL2)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_SRE_EL3(ICC_SREBits_t mode)
+{
+ asm("msr "stringify(ICC_SRE_EL3)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_SRE_EL3(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_SRE_EL3)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+/**********************************************************************/
+
+typedef enum
+{
+ igrpEnable = (1 << 0),
+ igrpEnableGrp1NS = (1 << 0),
+ igrpEnableGrp1S = (1 << 2)
+} ICC_IGRPBits_t;
+
+static inline void setICC_IGRPEN0_EL1(ICC_IGRPBits_t mode)
+{
+ asm("msr "stringify(ICC_IGRPEN0_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline void setICC_IGRPEN1_EL1(ICC_IGRPBits_t mode)
+{
+ asm("msr "stringify(ICC_IGRPEN1_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline void setICC_IGRPEN1_EL3(ICC_IGRPBits_t mode)
+{
+ asm("msr "stringify(ICC_IGRPEN1_EL3)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+/**********************************************************************/
+
+typedef enum
+{
+ ctlrCBPR = (1 << 0),
+ ctlrCBPR_EL1S = (1 << 0),
+ ctlrEOImode = (1 << 1),
+ ctlrCBPR_EL1NS = (1 << 1),
+ ctlrEOImode_EL3 = (1 << 2),
+ ctlrEOImode_EL1S = (1 << 3),
+ ctlrEOImode_EL1NS = (1 << 4),
+ ctlrRM = (1 << 5),
+ ctlrPMHE = (1 << 6)
+} ICC_CTLRBits_t;
+
+static inline void setICC_CTLR_EL1(ICC_CTLRBits_t mode)
+{
+ asm("msr "stringify(ICC_CTLR_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_CTLR_EL1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_CTLR_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_CTLR_EL3(ICC_CTLRBits_t mode)
+{
+ asm("msr "stringify(ICC_CTLR_EL3)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_CTLR_EL3(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_CTLR_EL3)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+/**********************************************************************/
+
+static inline uint64_t getICC_IAR0(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_IAR0_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline uint64_t getICC_IAR1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_IAR1_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_EOIR0(uint32_t interrupt)
+{
+ asm("msr "stringify(ICC_EOIR0_EL1)", %0\n; isb" :: "r" ((uint64_t)interrupt));
+}
+
+static inline void setICC_EOIR1(uint32_t interrupt)
+{
+ asm("msr "stringify(ICC_EOIR1_EL1)", %0\n; isb" :: "r" ((uint64_t)interrupt));
+}
+
+static inline void setICC_DIR(uint32_t interrupt)
+{
+ asm("msr "stringify(ICC_DIR_EL1)", %0\n; isb" :: "r" ((uint64_t)interrupt));
+}
+
+static inline void setICC_PMR(uint32_t priority)
+{
+ asm("msr "stringify(ICC_PMR_EL1)", %0\n; isb" :: "r" ((uint64_t)priority));
+}
+
+static inline void setICC_BPR0(uint32_t binarypoint)
+{
+ asm("msr "stringify(ICC_BPR0_EL1)", %0\n; isb" :: "r" ((uint64_t)binarypoint));
+}
+
+static inline void setICC_BPR1(uint32_t binarypoint)
+{
+ asm("msr "stringify(ICC_BPR1_EL1)", %0\n; isb" :: "r" ((uint64_t)binarypoint));
+}
+
+static inline uint64_t getICC_BPR0(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_BPR0_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline uint64_t getICC_BPR1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_BPR1_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline uint64_t getICC_RPR(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_RPR_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+/**********************************************************************/
+
+typedef enum
+{
+ sgirIRMTarget = 0,
+ sgirIRMAll = (1ull << 40)
+} ICC_SGIRBits_t;
+
+static inline void setICC_SGI0R(uint8_t aff3, uint8_t aff2,
+ uint8_t aff1, ICC_SGIRBits_t irm,
+ uint16_t targetlist, uint8_t intid)
+{
+ uint64_t packedbits = (((uint64_t)aff3 << 48) | ((uint64_t)aff2 << 32) | \
+ ((uint64_t)aff1 << 16) | irm | targetlist | \
+ ((uint64_t)(intid & 0x0f) << 24));
+
+ asm("msr "stringify(ICC_SGI0R_EL1)", %0\n; isb" :: "r" (packedbits));
+}
+
+static inline void setICC_SGI1R(uint8_t aff3, uint8_t aff2,
+ uint8_t aff1, ICC_SGIRBits_t irm,
+ uint16_t targetlist, uint8_t intid)
+{
+ uint64_t packedbits = (((uint64_t)aff3 << 48) | ((uint64_t)aff2 << 32) | \
+ ((uint64_t)aff1 << 16) | irm | targetlist | \
+ ((uint64_t)(intid & 0x0f) << 24));
+
+ asm("msr "stringify(ICC_SGI1R_EL1)", %0\n; isb" :: "r" (packedbits));
+}
+
+static inline void setICC_ASGI1R(uint8_t aff3, uint8_t aff2,
+ uint8_t aff1, ICC_SGIRBits_t irm,
+ uint16_t targetlist, uint8_t intid)
+{
+ uint64_t packedbits = (((uint64_t)aff3 << 48) | ((uint64_t)aff2 << 32) | \
+ ((uint64_t)aff1 << 16) | irm | targetlist | \
+ ((uint64_t)(intid & 0x0f) << 24));
+
+ asm("msr "stringify(ICC_ASGI1R_EL1)", %0\n; isb" :: "r" (packedbits));
+}
+
+#endif /* ndef GICV3_gicc_h */
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_gicd.c b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_gicd.c
new file mode 100644
index 00000000..2cf1553b
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_gicd.c
@@ -0,0 +1,339 @@
+/*
+ * GICv3_gicd.c - generic driver code for GICv3 distributor
+ *
+ * Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#include
+
+#include "GICv3.h"
+
+typedef struct
+{
+ volatile uint32_t GICD_CTLR; // +0x0000
+ const volatile uint32_t GICD_TYPER; // +0x0004
+ const volatile uint32_t GICD_IIDR; // +0x0008
+
+ const volatile uint32_t padding0; // +0x000c
+
+ volatile uint32_t GICD_STATUSR; // +0x0010
+
+ const volatile uint32_t padding1[3]; // +0x0014
+
+ volatile uint32_t IMP_DEF[8]; // +0x0020
+
+ volatile uint32_t GICD_SETSPI_NSR; // +0x0040
+ const volatile uint32_t padding2; // +0x0044
+ volatile uint32_t GICD_CLRSPI_NSR; // +0x0048
+ const volatile uint32_t padding3; // +0x004c
+ volatile uint32_t GICD_SETSPI_SR; // +0x0050
+ const volatile uint32_t padding4; // +0x0054
+ volatile uint32_t GICD_CLRSPI_SR; // +0x0058
+
+ const volatile uint32_t padding5[3]; // +0x005c
+
+ volatile uint32_t GICD_SEIR; // +0x0068
+
+ const volatile uint32_t padding6[5]; // +0x006c
+
+ volatile uint32_t GICD_IGROUPR[32]; // +0x0080
+
+ volatile uint32_t GICD_ISENABLER[32]; // +0x0100
+ volatile uint32_t GICD_ICENABLER[32]; // +0x0180
+ volatile uint32_t GICD_ISPENDR[32]; // +0x0200
+ volatile uint32_t GICD_ICPENDR[32]; // +0x0280
+ volatile uint32_t GICD_ISACTIVER[32]; // +0x0300
+ volatile uint32_t GICD_ICACTIVER[32]; // +0x0380
+
+ volatile uint8_t GICD_IPRIORITYR[1024]; // +0x0400
+ volatile uint8_t GICD_ITARGETSR[1024]; // +0x0800
+ volatile uint32_t GICD_ICFGR[64]; // +0x0c00
+ volatile uint32_t GICD_IGRPMODR[32]; // +0x0d00
+ const volatile uint32_t padding7[32]; // +0x0d80
+ volatile uint32_t GICD_NSACR[64]; // +0x0e00
+
+ volatile uint32_t GICD_SGIR; // +0x0f00
+
+ const volatile uint32_t padding8[3]; // +0x0f04
+
+ volatile uint32_t GICD_CPENDSGIR[4]; // +0x0f10
+ volatile uint32_t GICD_SPENDSGIR[4]; // +0x0f20
+
+ const volatile uint32_t padding9[52]; // +0x0f30
+ const volatile uint32_t padding10[5120]; // +0x1000
+
+ volatile uint64_t GICD_IROUTER[1024]; // +0x6000
+} GICv3_distributor;
+
+/*
+ * use the scatter file to place GICD
+ */
+static GICv3_distributor __attribute__((section(".bss.distributor"))) gicd;
+
+void ConfigGICD(GICDCTLRFlags_t flags)
+{
+ gicd.GICD_CTLR = flags;
+}
+
+void EnableGICD(GICDCTLRFlags_t flags)
+{
+ gicd.GICD_CTLR |= flags;
+}
+
+void DisableGICD(GICDCTLRFlags_t flags)
+{
+ gicd.GICD_CTLR &= ~flags;
+}
+
+void SyncAREinGICD(GICDCTLRFlags_t flags, uint32_t dosync)
+{
+ if (dosync)
+ {
+ const uint32_t tmask = gicdctlr_ARE_S | gicdctlr_ARE_NS;
+ const uint32_t tval = flags & tmask;
+
+ while ((gicd.GICD_CTLR & tmask) != tval)
+ continue;
+ }
+ else
+ gicd.GICD_CTLR = flags;
+}
+
+void EnableSPI(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ISENABLER has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ISENABLER);
+ id &= 32 - 1;
+
+ gicd.GICD_ISENABLER[bank] = 1 << id;
+
+ return;
+}
+
+void DisableSPI(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ISENABLER has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ICENABLER);
+ id &= 32 - 1;
+
+ gicd.GICD_ICENABLER[bank] = 1 << id;
+
+ return;
+}
+
+void SetSPIPriority(uint32_t id, uint32_t priority)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IPRIORITYR);
+
+ gicd.GICD_IPRIORITYR[bank] = priority;
+}
+
+uint32_t GetSPIPriority(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IPRIORITYR);
+
+ return (uint32_t)(gicd.GICD_IPRIORITYR[bank]);
+}
+
+void SetSPIRoute(uint32_t id, uint64_t affinity, GICDIROUTERBits_t mode)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IROUTER has one doubleword-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IROUTER);
+
+ gicd.GICD_IROUTER[bank] = affinity | (uint64_t)mode;
+}
+
+uint64_t GetSPIRoute(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IROUTER has one doubleword-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IROUTER);
+
+ return gicd.GICD_IROUTER[bank];
+}
+
+void SetSPITarget(uint32_t id, uint32_t target)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ITARGETSR has one byte-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_ITARGETSR);
+
+ gicd.GICD_ITARGETSR[bank] = target;
+}
+
+uint32_t GetSPITarget(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ITARGETSR has one byte-wide entry per interrupt
+ */
+ /*
+ * GICD_ITARGETSR has 4 interrupts per register, i.e. 8-bits of
+ * target bitmap per register
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_ITARGETSR);
+
+ return (uint32_t)(gicd.GICD_ITARGETSR[bank]);
+}
+
+void ConfigureSPI(uint32_t id, GICDICFGRBits_t config)
+{
+ uint32_t bank, tmp;
+
+ /*
+ * GICD_ICFGR has 16 interrupts per register, i.e. 2-bits of
+ * configuration per register
+ */
+ bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR);
+ config &= 3;
+
+ id = (id & 0xf) << 1;
+
+ tmp = gicd.GICD_ICFGR[bank];
+ tmp &= ~(3 << id);
+ tmp |= config << id;
+ gicd.GICD_ICFGR[bank] = tmp;
+}
+
+void SetSPIPending(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ISPENDR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ISPENDR);
+ id &= 0x1f;
+
+ gicd.GICD_ISPENDR[bank] = 1 << id;
+}
+
+void ClearSPIPending(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ICPENDR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ICPENDR);
+ id &= 0x1f;
+
+ gicd.GICD_ICPENDR[bank] = 1 << id;
+}
+
+uint32_t GetSPIPending(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ICPENDR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ICPENDR);
+ id &= 0x1f;
+
+ return (gicd.GICD_ICPENDR[bank] >> id) & 1;
+}
+
+void SetSPISecurity(uint32_t id, GICIGROUPRBits_t group)
+{
+ uint32_t bank, groupmod;
+
+ /*
+ * GICD_IGROUPR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_IGROUPR);
+ id &= 0x1f;
+
+ /*
+ * the single group argument is split into two separate
+ * registers, so filter out and remove the (new to gicv3)
+ * group modifier bit
+ */
+ groupmod = (group >> 1) & 1;
+ group &= 1;
+
+ /*
+ * either set or clear the Group bit for the interrupt as appropriate
+ */
+ if (group)
+ gicd.GICD_IGROUPR[bank] |= 1 << id;
+ else
+ gicd.GICD_IGROUPR[bank] &= ~(1 << id);
+
+ /*
+ * now deal with groupmod
+ */
+ if (groupmod)
+ gicd.GICD_IGRPMODR[bank] |= 1 << id;
+ else
+ gicd.GICD_IGRPMODR[bank] &= ~(1 << id);
+}
+
+void SetSPISecurityBlock(uint32_t block, GICIGROUPRBits_t group)
+{
+ uint32_t groupmod;
+ const uint32_t nbits = (sizeof group * 8) - 1;
+
+ /*
+ * GICD_IGROUPR has 32 interrupts per register
+ */
+ block &= RANGE_LIMIT(gicd.GICD_IGROUPR);
+
+ /*
+ * get each bit of group config duplicated over all 32-bits in a word
+ */
+ groupmod = (uint32_t)(((int32_t)group << (nbits - 1)) >> 31);
+ group = (uint32_t)(((int32_t)group << nbits) >> 31);
+
+ /*
+ * set the security state for this block of SPIs
+ */
+ gicd.GICD_IGROUPR[block] = group;
+ gicd.GICD_IGRPMODR[block] = groupmod;
+}
+
+void SetSPISecurityAll(GICIGROUPRBits_t group)
+{
+ uint32_t block;
+
+ /*
+ * GICD_TYPER.ITLinesNumber gives (No. SPIS / 32) - 1, and we
+ * want to iterate over all blocks excluding 0 (which are the
+ * SGI/PPI interrupts, and not relevant here)
+ */
+ for (block = (gicd.GICD_TYPER & ((1 << 5) - 1)); block > 0; --block)
+ SetSPISecurityBlock(block, group);
+}
+
+/* EOF GICv3_gicd.c */
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_gicr.c b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_gicr.c
new file mode 100644
index 00000000..d91aeb27
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/GICv3_gicr.c
@@ -0,0 +1,308 @@
+/*
+ * GICv3_gicr.c - generic driver code for GICv3 redistributor
+ *
+ * Copyright (c) 2014-2019 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#include "GICv3.h"
+
+/*
+ * physical LPI Redistributor register map
+ */
+typedef struct
+{
+ volatile uint32_t GICR_CTLR; // +0x0000 - RW - Redistributor Control Register
+ const volatile uint32_t GICR_IIDR; // +0x0004 - RO - Implementer Identification Register
+ const volatile uint32_t GICR_TYPER[2]; // +0x0008 - RO - Redistributor Type Register
+ volatile uint32_t GICR_STATUSR; // +0x0010 - RW - Error Reporting Status Register, optional
+ volatile uint32_t GICR_WAKER; // +0x0014 - RW - Redistributor Wake Register
+ const volatile uint32_t padding1[2]; // +0x0018 - RESERVED
+#ifndef USE_GIC600
+ volatile uint32_t IMPDEF1[8]; // +0x0020 - ?? - IMPLEMENTATION DEFINED
+#else
+ volatile uint32_t GICR_FCTLR; // +0x0020 - RW - Function Control Register
+ volatile uint32_t GICR_PWRR; // +0x0024 - RW - Power Management Control Register
+ volatile uint32_t GICR_CLASS; // +0x0028 - RW - Class Register
+ const volatile uint32_t padding2[5]; // +0x002C - RESERVED
+#endif
+ volatile uint64_t GICR_SETLPIR; // +0x0040 - WO - Set LPI Pending Register
+ volatile uint64_t GICR_CLRLPIR; // +0x0048 - WO - Clear LPI Pending Register
+ const volatile uint32_t padding3[8]; // +0x0050 - RESERVED
+ volatile uint64_t GICR_PROPBASER; // +0x0070 - RW - Redistributor Properties Base Address Register
+ volatile uint64_t GICR_PENDBASER; // +0x0078 - RW - Redistributor LPI Pending Table Base Address Register
+ const volatile uint32_t padding4[8]; // +0x0080 - RESERVED
+ volatile uint64_t GICR_INVLPIR; // +0x00A0 - WO - Redistributor Invalidate LPI Register
+ const volatile uint32_t padding5[2]; // +0x00A8 - RESERVED
+ volatile uint64_t GICR_INVALLR; // +0x00B0 - WO - Redistributor Invalidate All Register
+ const volatile uint32_t padding6[2]; // +0x00B8 - RESERVED
+ volatile uint64_t GICR_SYNCR; // +0x00C0 - RO - Redistributor Synchronize Register
+ const volatile uint32_t padding7[2]; // +0x00C8 - RESERVED
+ const volatile uint32_t padding8[12]; // +0x00D0 - RESERVED
+ volatile uint64_t IMPDEF2; // +0x0100 - WO - IMPLEMENTATION DEFINED
+ const volatile uint32_t padding9[2]; // +0x0108 - RESERVED
+ volatile uint64_t IMPDEF3; // +0x0110 - WO - IMPLEMENTATION DEFINED
+ const volatile uint32_t padding10[2]; // +0x0118 - RESERVED
+} GICv3_redistributor_RD;
+
+/*
+ * SGI and PPI Redistributor register map
+ */
+typedef struct
+{
+ const volatile uint32_t padding1[32]; // +0x0000 - RESERVED
+ volatile uint32_t GICR_IGROUPR0; // +0x0080 - RW - Interrupt Group Registers (Security Registers in GICv1)
+ const volatile uint32_t padding2[31]; // +0x0084 - RESERVED
+ volatile uint32_t GICR_ISENABLER; // +0x0100 - RW - Interrupt Set-Enable Registers
+ const volatile uint32_t padding3[31]; // +0x0104 - RESERVED
+ volatile uint32_t GICR_ICENABLER; // +0x0180 - RW - Interrupt Clear-Enable Registers
+ const volatile uint32_t padding4[31]; // +0x0184 - RESERVED
+ volatile uint32_t GICR_ISPENDR; // +0x0200 - RW - Interrupt Set-Pending Registers
+ const volatile uint32_t padding5[31]; // +0x0204 - RESERVED
+ volatile uint32_t GICR_ICPENDR; // +0x0280 - RW - Interrupt Clear-Pending Registers
+ const volatile uint32_t padding6[31]; // +0x0284 - RESERVED
+ volatile uint32_t GICR_ISACTIVER; // +0x0300 - RW - Interrupt Set-Active Register
+ const volatile uint32_t padding7[31]; // +0x0304 - RESERVED
+ volatile uint32_t GICR_ICACTIVER; // +0x0380 - RW - Interrupt Clear-Active Register
+ const volatile uint32_t padding8[31]; // +0x0184 - RESERVED
+ volatile uint8_t GICR_IPRIORITYR[32]; // +0x0400 - RW - Interrupt Priority Registers
+ const volatile uint32_t padding9[504]; // +0x0420 - RESERVED
+ volatile uint32_t GICR_ICnoFGR[2]; // +0x0C00 - RW - Interrupt Configuration Registers
+ const volatile uint32_t padding10[62]; // +0x0C08 - RESERVED
+ volatile uint32_t GICR_IGRPMODR0; // +0x0D00 - RW - ????
+ const volatile uint32_t padding11[63]; // +0x0D04 - RESERVED
+ volatile uint32_t GICR_NSACR; // +0x0E00 - RW - Non-Secure Access Control Register
+} GICv3_redistributor_SGI;
+
+/*
+ * We have a multiplicity of GIC Redistributors; on the GIC-AEM and
+ * GIC-500 they are arranged as one 128KB region per redistributor: one
+ * 64KB page of GICR LPI registers, and one 64KB page of GICR Private
+ * Int registers
+ */
+typedef struct
+{
+ union
+ {
+ GICv3_redistributor_RD RD_base;
+ uint8_t padding[64 * 1024];
+ } RDblock;
+
+ union
+ {
+ GICv3_redistributor_SGI SGI_base;
+ uint8_t padding[64 * 1024];
+ } SGIblock;
+} GICv3_GICR;
+
+/*
+ * use the scatter file to place GIC Redistributor base address
+ *
+ * although this code doesn't know how many Redistributor banks
+ * a particular system will have, we declare gicrbase as an array
+ * to avoid unwanted compiler optimisations when calculating the
+ * base of a particular Redistributor bank
+ */
+static const GICv3_GICR gicrbase[2] __attribute__((section (".bss.redistributor")));
+
+/**********************************************************************/
+
+/*
+ * utility functions to calculate base of a particular
+ * Redistributor bank
+ */
+
+static inline GICv3_redistributor_RD *const getgicrRD(uint32_t gicr)
+{
+ GICv3_GICR *const arraybase = (GICv3_GICR *const)&gicrbase;
+
+ return &((arraybase + gicr)->RDblock.RD_base);
+}
+
+static inline GICv3_redistributor_SGI *const getgicrSGI(uint32_t gicr)
+{
+ GICv3_GICR *arraybase = (GICv3_GICR *)(&gicrbase);
+
+ return &(arraybase[gicr].SGIblock.SGI_base);
+}
+
+/**********************************************************************/
+
+// This function walks a block of RDs to find one with the matching affinity
+uint32_t GetGICR(uint32_t affinity)
+{
+ GICv3_redistributor_RD* gicr;
+ uint32_t index = 0;
+
+ do
+ {
+ gicr = getgicrRD(index);
+ if (gicr->GICR_TYPER[1] == affinity)
+ return index;
+
+ index++;
+ }
+ while((gicr->GICR_TYPER[0] & (1<<4)) == 0); // Keep looking until GICR_TYPER.Last reports no more RDs in block
+
+ return 0xFFFFFFFF; // return -1 to signal not RD found
+}
+
+void WakeupGICR(uint32_t gicr)
+{
+ GICv3_redistributor_RD *const gicrRD = getgicrRD(gicr);
+#ifdef USE_GIC600
+ //Power up Re-distributor for GIC-600
+ gicrRD->GICR_PWRR = 0x2;
+#endif
+
+ /*
+ * step 1 - ensure GICR_WAKER.ProcessorSleep is off
+ */
+ gicrRD->GICR_WAKER &= ~gicrwaker_ProcessorSleep;
+
+ /*
+ * step 2 - wait for children asleep to be cleared
+ */
+ while ((gicrRD->GICR_WAKER & gicrwaker_ChildrenAsleep) != 0)
+ continue;
+
+ /*
+ * OK, GICR is go
+ */
+ return;
+}
+
+void EnablePrivateInt(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ id &= 0x1f;
+
+ gicrSGI->GICR_ISENABLER = 1 << id;
+}
+
+void DisablePrivateInt(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ id &= 0x1f;
+
+ gicrSGI->GICR_ICENABLER = 1 << id;
+}
+
+void SetPrivateIntPriority(uint32_t gicr, uint32_t id, uint32_t priority)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ id &= RANGE_LIMIT(gicrSGI->GICR_IPRIORITYR);
+
+ gicrSGI->GICR_IPRIORITYR[id] = priority;
+}
+
+uint32_t GetPrivateIntPriority(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ id &= RANGE_LIMIT(gicrSGI->GICR_IPRIORITYR);
+
+ return (uint32_t)(gicrSGI->GICR_IPRIORITYR[id]);
+}
+
+void SetPrivateIntPending(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICR_ISPENDR is one 32-bit register
+ */
+ id &= 0x1f;
+
+ gicrSGI->GICR_ISPENDR = 1 << id;
+}
+
+void ClearPrivateIntPending(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICR_ICPENDR is one 32-bit register
+ */
+ id &= 0x1f;
+
+ gicrSGI->GICR_ICPENDR = 1 << id;
+}
+
+uint32_t GetPrivateIntPending(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICR_ISPENDR is one 32-bit register
+ */
+ id &= 0x1f;
+
+ return (gicrSGI->GICR_ISPENDR >> id) & 0x01;
+}
+
+void SetPrivateIntSecurity(uint32_t gicr, uint32_t id, GICIGROUPRBits_t group)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+ uint32_t groupmod;
+
+ /*
+ * GICR_IGROUPR0 is one 32-bit register
+ */
+ id &= 0x1f;
+
+ /*
+ * the single group argument is split into two separate
+ * registers, so filter out and remove the (new to gicv3)
+ * group modifier bit
+ */
+ groupmod = (group >> 1) & 1;
+ group &= 1;
+
+ /*
+ * either set or clear the Group bit for the interrupt as appropriate
+ */
+ if (group)
+ gicrSGI->GICR_IGROUPR0 |= 1 << id;
+ else
+ gicrSGI->GICR_IGROUPR0 &= ~(1 << id);
+
+ /*
+ * now deal with groupmod
+ */
+ if (groupmod)
+ gicrSGI->GICR_IGRPMODR0 |= 1 << id;
+ else
+ gicrSGI->GICR_IGRPMODR0 &= ~(1 << id);
+}
+
+void SetPrivateIntSecurityBlock(uint32_t gicr, GICIGROUPRBits_t group)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+ const uint32_t nbits = (sizeof group * 8) - 1;
+ uint32_t groupmod;
+
+ /*
+ * get each bit of group config duplicated over all 32-bits
+ */
+ groupmod = (uint32_t)(((int32_t)group << (nbits - 1)) >> 31);
+ group = (uint32_t)(((int32_t)group << nbits) >> 31);
+
+ /*
+ * set the security state for this block of SPIs
+ */
+ gicrSGI->GICR_IGROUPR0 = group;
+ gicrSGI->GICR_IGRPMODR0 = groupmod;
+}
+
+/* EOF GICv3_gicr.c */
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/MP_Mutexes.S b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/MP_Mutexes.S
new file mode 100644
index 00000000..c787c3f5
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/MP_Mutexes.S
@@ -0,0 +1,133 @@
+//
+// Armv8-A AArch64 - Basic Mutex Example
+// Includes the option (USE_LSE_ATOMIC) to use Large System Extension (LSE) atomics introduced in Armv8.1-A
+//
+// Copyright (c) 2012-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+
+ .text
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+
+ .global _mutex_initialize
+ .global _mutex_acquire
+ .global _mutex_release
+
+//
+// These routines implement the mutex management functions required for running
+// the Arm C library in a multi-threaded environment.
+//
+// They use a value of 0 to represent an unlocked mutex, and 1 for a locked mutex
+//
+// **********************************************************************
+//
+
+ .type _mutex_initialize, "function"
+ .cfi_startproc
+_mutex_initialize:
+
+ //
+ // mark the mutex as unlocked
+ //
+ mov w1, #0
+ str w1, [x0]
+
+ //
+ // we are running multi-threaded, so set a non-zero return
+ // value (function prototype says use 1)
+ //
+ mov w0, #1
+ ret
+ .cfi_endproc
+
+#if !defined(USE_LSE_ATOMIC)
+
+ .type _mutex_acquire, "function"
+ .cfi_startproc
+_mutex_acquire:
+
+ //
+ // send ourselves an event, so we don't stick on the wfe at the
+ // top of the loop
+ //
+ sevl
+
+ //
+ // wait until the mutex is available
+ //
+loop:
+ wfe
+ ldaxr w1, [x0]
+ cbnz w1, loop
+
+ //
+ // mutex is (at least, it was) available - try to claim it
+ //
+ mov w1, #1
+ stxr w2, w1, [x0]
+ cbnz w2, loop
+
+ //
+ // OK, we have the mutex, our work is done here
+ //
+ ret
+ .cfi_endproc
+
+
+ .type _mutex_release, "function"
+ .cfi_startproc
+_mutex_release:
+
+ mov w1, #0
+ stlr w1, [x0]
+ ret
+ .cfi_endproc
+
+#else // LSE version
+
+ .type _mutex_acquire, "function"
+ .cfi_startproc
+_mutex_acquire:
+ // This uses a "ticket lock". The lock is stored as a 32-bit value:
+ // - the upper 16-bits record the thread's ticket number ("take a ticket")
+ // - the lower 16-bits record the ticket being served ("now serving")
+
+ // atomically load then increment the thread's ticket number ("take a ticket")
+ mov w3, #(1 << 16)
+ ldadda w3, w1, [x0]
+
+ // is the ticket now being served?
+ eor w2, w1, w1, ror #16
+ cbz w2, loop_exit
+
+ // no, so wait for the ticket to be served
+
+ // send a local event to avoid missing an unlock before the exclusive load
+ sevl
+
+loop:
+ wfe
+ ldaxrh w3, [x0]
+ eor w2, w3, w1, lsr #16
+ cbnz w2, loop
+
+ //
+ // OK, we have the mutex, our work is done here
+ //
+loop_exit:
+ ret
+ .cfi_endproc
+
+
+ .type _mutex_release, "function"
+ .cfi_startproc
+_mutex_release:
+ mov w1, #1
+ staddlh w1, [x0]
+ ret
+ .cfi_endproc
+#endif
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/MP_Mutexes.h b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/MP_Mutexes.h
new file mode 100644
index 00000000..ec1a1d28
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/MP_Mutexes.h
@@ -0,0 +1,66 @@
+/*
+ * Armv8-A AArch64 - Basic Mutex Example
+ *
+ * Copyright (c) 2012-2014 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#ifndef MP_MUTEX_H
+#define MP_MUTEX_H
+
+/*
+ * The Arm C library calls-out to these functions to manage multithreading.
+ * They can also be called by user application code.
+ *
+ * Mutex type is specified by the Arm C library
+ *
+ * Declare function prototypes for libc mutex routines
+ */
+typedef signed int *mutex;
+
+/*
+ * int _mutex_initialize(mutex *m)
+ *
+ * Inputs
+ * mutex *m - pointer to the 32-bit word associated with the mutex
+ *
+ * Returns
+ * 0 - application is non-threaded
+ * 1 - application is threaded
+ * The C library uses the return result to indicate whether it is being used in a multithreaded environment.
+ */
+int _mutex_initialize(mutex *m);
+
+/*
+ * void _mutex_acquire(mutex *m)
+ *
+ * Inputs
+ * mutex *m - pointer to the 32-bit word associated with the mutex
+ *
+ * Returns
+ *
+ *
+ * Side Effects
+ * Routine does not return until the mutex has been claimed. A load-acquire
+ * is used to guarantee that the mutex claim is properly ordered with
+ * respect to any accesses to the resource protected by the mutex
+ */
+void _mutex_acquire(mutex *m);
+
+/*
+ * void _mutex_release(mutex *m)
+ *
+ * Inputs
+ * mutex *m - pointer to the 32-bit word associated with the mutex
+ *
+ * Returns
+ *
+ *
+ * Side Effects
+ * A store-release is used to guarantee that the mutex release is properly
+ * ordered with respect any accesses to the resource protected by the mutex
+ */
+void _mutex_release(mutex *m);
+
+#endif
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/PPM_AEM.h b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/PPM_AEM.h
new file mode 100644
index 00000000..f7501eeb
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/PPM_AEM.h
@@ -0,0 +1,66 @@
+//
+// Private Peripheral Map for the v8 Architecture Envelope Model
+//
+// Copyright (c) 2012-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef PPM_AEM_H
+#define PPM_AEM_H
+
+//
+// Distributor layout
+//
+#define GICD_CTLR 0x0000
+#define GICD_TYPER 0x0004
+#define GICD_IIDR 0x0008
+#define GICD_IGROUP 0x0080
+#define GICD_ISENABLE 0x0100
+#define GICD_ICENABLE 0x0180
+#define GICD_ISPEND 0x0200
+#define GICD_ICPEND 0x0280
+#define GICD_ISACTIVE 0x0300
+#define GICD_ICACTIVE 0x0380
+#define GICD_IPRIORITY 0x0400
+#define GICD_ITARGETS 0x0800
+#define GICD_ICFG 0x0c00
+#define GICD_PPISR 0x0d00
+#define GICD_SPISR 0x0d04
+#define GICD_SGIR 0x0f00
+#define GICD_CPENDSGI 0x0f10
+#define GICD_SPENDSGI 0x0f20
+#define GICD_PIDR4 0x0fd0
+#define GICD_PIDR5 0x0fd4
+#define GICD_PIDR6 0x0fd8
+#define GICD_PIDR7 0x0fdc
+#define GICD_PIDR0 0x0fe0
+#define GICD_PIDR1 0x0fe4
+#define GICD_PIDR2 0x0fe8
+#define GICD_PIDR3 0x0fec
+#define GICD_CIDR0 0x0ff0
+#define GICD_CIDR1 0x0ff4
+#define GICD_CIDR2 0x0ff8
+#define GICD_CIDR3 0x0ffc
+
+//
+// CPU Interface layout
+//
+#define GICC_CTLR 0x0000
+#define GICC_PMR 0x0004
+#define GICC_BPR 0x0008
+#define GICC_IAR 0x000c
+#define GICC_EOIR 0x0010
+#define GICC_RPR 0x0014
+#define GICC_HPPIR 0x0018
+#define GICC_ABPR 0x001c
+#define GICC_AIAR 0x0020
+#define GICC_AEOIR 0x0024
+#define GICC_AHPPIR 0x0028
+#define GICC_APR0 0x00d0
+#define GICC_NSAPR0 0x00e0
+#define GICC_IIDR 0x00fc
+#define GICC_DIR 0x1000
+
+#endif // PPM_AEM_H
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sample_threadx.launch b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sample_threadx.launch
new file mode 100644
index 00000000..5a0bdcf4
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sample_threadx.launch
@@ -0,0 +1,413 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sample_threadx.scat b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sample_threadx.scat
new file mode 100644
index 00000000..1288a328
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sample_threadx.scat
@@ -0,0 +1,262 @@
+;********************************************************
+; Scatter file for Armv8-A Startup code on FVP Base model
+; Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+; Use, modification and redistribution of this file is subject to your
+; possession of a valid DS-5 end user licence agreement and your compliance
+; with all applicable terms and conditions of such licence agreement.
+;********************************************************
+
+LOAD 0x80000000
+{
+ EXEC +0
+ {
+ startup.o (StartUp, +FIRST)
+ * (+RO, +RW, +ZI)
+
+ }
+ ;XTABLES +0 ALIGN 0x1000
+ ;{
+ ; xtables.o (*)
+ ;}
+
+ SYS_STACK +0 ALIGN 8 EMPTY 0x1000
+ {
+ }
+
+ ;
+ ; Separate heap - import symbol __use_two_region_memory
+ ; in source code for this to work correctly
+ ;
+ ARM_LIB_HEAP +0 ALIGN 64 EMPTY 0xA0000 {}
+
+ ;
+ ; App stacks for all CPUs
+ ; All stacks and heap are aligned to a cache-line boundary
+ ;
+ ARM_LIB_STACK +0 ALIGN 64 EMPTY 4 * 0x4000 {}
+
+ ;
+ ; Handler stacks for all CPUs
+ ; All stacks and heap are aligned to a cache-line boundary
+ ;
+ HANDLER_STACK +0 ALIGN 64 EMPTY 4 * 0x4000 {}
+
+ ;
+ ; Stacks for EL3
+ ;
+ EL3_STACKS +0 ALIGN 64 EMPTY 4 * 0x1000 {}
+ ;
+ ; Strictly speaking, the L1 tables don't need to
+ ; be so strongly aligned, but no matter
+ ;
+ TTB0_L1 +0 ALIGN 4096 EMPTY 0x1000 {}
+
+ ;
+ ; Various sets of L2 tables
+ ;
+ ; Alignment is 4KB, since the code uses a 4K page
+ ; granularity - larger granularities would require
+ ; correspondingly stricter alignment
+ ;
+ TTB0_L2_RAM +0 ALIGN 4096 EMPTY 0x1000 {}
+
+ TTB0_L2_PRIVATE +0 ALIGN 4096 EMPTY 0x1000 {}
+
+ TTB0_L2_PERIPH +0 ALIGN 4096 EMPTY 0x1000 {}
+
+ ;
+ ; The startup code uses the end of this region to calculate
+ ; the top of memory - don't place any RAM regions after it
+ ;
+ TOP_OF_RAM +0 EMPTY 4 {}
+
+ ;
+ ; CS3 Peripherals is a 64MB region from 0x1c000000
+ ; that includes the following:
+ ; System Registers at 0x1C010000
+ ; UART0 (PL011) at 0x1C090000
+ ; Color LCD Controller (PL111) at 0x1C1F0000
+ ; plus a number of others.
+ ; CS3_PERIPHERALS is used by the startup code for page-table generation
+ ; This region is not truly empty, but we have no
+ ; predefined objects that live within it
+ ;
+ CS3_PERIPHERALS 0x1c000000 EMPTY 0x90000 {}
+
+ ;
+ ; Place the UART peripheral registers data structure
+ ; This is only really needed if USE_SERIAL_PORT is defined, but
+ ; the linker will remove unused sections if not needed
+; PL011 0x1c090000 UNINIT 0x1000
+; {
+; uart.o (+ZI)
+; }
+ ; Note that some other CS3_PERIPHERALS follow this
+
+ ;
+ ; GICv3 distributor
+ ;
+ GICD 0x2f000000 UNINIT 0x8000
+ {
+ GICv3_gicd.o (.bss.distributor)
+ }
+
+ ;
+ ; GICv3 redistributors
+ ; 128KB for each redistributor in the system
+ ;
+ GICR 0x2f100000 UNINIT 0x80000
+ {
+ GICv3_gicr.o (.bss.redistributor)
+ }
+}
+
+
+
+
+
+; Copyright (c) 2016, ARM Limited and Contributors. All rights reserved.
+;
+; Redistribution and use in source and binary forms, with or without
+; modification, are permitted provided that the following conditions are met:
+;
+; Redistributions of source code must retain the above copyright notice, this
+; list of conditions and the following disclaimer.
+;
+; Redistributions in binary form must reproduce the above copyright notice,
+; this list of conditions and the following disclaimer in the documentation
+; and/or other materials provided with the distribution.
+;
+; Neither the name of ARM nor the names of its contributors may be used
+; to endorse or promote products derived from this software without specific
+; prior written permission.
+;
+; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+; POSSIBILITY OF SUCH DAMAGE.
+
+;RO AlignExpr(0x80000000, 0x1000)
+;{
+; C_SYNCH_SP0 +0 ALIGN 0x80
+; {
+; vectors.o (_c_synch_sp0)
+; }
+; C_IRQ_SP0 +0 ALIGN 0x80
+; {
+; vectors.o (_c_irq_sp0)
+; }
+; C_FIQ_SP0 +0 ALIGN 0x80
+; {
+; vectors.o (_c_fiq_sp0)
+; }
+; C_SERROR_SP0 +0 ALIGN 0x80
+; {
+; vectors.o (_c_serror_sp0)
+; }
+;
+; C_SYNCH_SPX +0 ALIGN 0x80
+; {
+; vectors.o (_c_synch_spx)
+; }
+; C_IRQ_SPX +0 ALIGN 0x80
+; {
+; vectors.o (_c_irq_spx)
+; }
+; C_FIQ_SPX +0 ALIGN 0x80
+; {
+; vectors.o (_c_fiq_spx)
+; }
+; C_SERROR_SPX +0 ALIGN 0x80
+; {
+; vectors.o (_c_serror_spx)
+; }
+;
+; L64_SYNCH +0 ALIGN 0x80
+; {
+; vectors.o (_l64_synch)
+; }
+; L64_IRQ +0 ALIGN 0x80
+; {
+; vectors.o (_l64_irq)
+; }
+; L64_FIQ +0 ALIGN 0x80
+; {
+; vectors.o (_l64_fiq)
+; }
+; L64_SERROR +0 ALIGN 0x80
+; {
+; vectors.o (_l64_serror)
+; }
+;
+; L32_SYNCH +0 ALIGN 0x80
+; {
+; vectors.o (_l32_synch)
+; }
+; L32_IRQ +0 ALIGN 0x80
+; {
+; vectors.o (_l32_irq)
+; }
+; L32_FIQ +0 ALIGN 0x80
+; {
+; vectors.o (_l32_fiq)
+; }
+; L32_SERROR +0 ALIGN 0x80
+; {
+; vectors.o (_l32_serror)
+; }
+;
+; ROSEC +0 ALIGN 8
+; {
+; *( +RO )
+; }
+;
+; XTABLES +0 ALIGN 0x1000
+; {
+; xtables.o (*)
+; }
+;}
+;
+;RW AlignExpr(ImageLimit(XTABLES), 0x1000)
+;{
+; RWSEC +0
+; {
+; *( +RW )
+; }
+;
+; ZISEC +0
+; {
+; *( +ZI )
+; }
+;
+; SYS_STACK +0 ALIGN 8 EMPTY 0x1000
+; {
+; }
+;
+; ; 512 MiB heap
+; HEAP +0 ALIGN 8 EMPTY 0x10000000
+; {
+; }
+;
+; ; Free Memory section
+; FREE_MEMORY +0 ALIGN 8 EMPTY 0x10000000
+; {
+; }
+;
+; ; Per-CPU 128 MiB task stacks
+; TASK_STACKS +0 ALIGN 16 EMPTY (4 * 0x8000000)
+; {
+; }
+;
+; ; Per-CPU 128 MiB handler stacks
+; HANDLER_STACKS +0 ALIGN 16 EMPTY (4 * 0x8000000)
+; {
+; }
+;}
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sp804_timer.c b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sp804_timer.c
new file mode 100644
index 00000000..c2ce6faa
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sp804_timer.c
@@ -0,0 +1,122 @@
+// ------------------------------------------------------------
+// SP804 Dual Timer
+//
+// Copyright (c) 2009-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#include "sp804_timer.h"
+
+#define TIMER_SP804_CTRL_TIMEREN (1 << 7)
+#define TIMER_SP804_CTRL_TIMERMODE (1 << 6) // Bit 6:
+#define TIMER_SP804_CTRL_INTENABLE (1 << 5)
+#define TIMER_SP804_CTRL_TIMERSIZE (1 << 1) // Bit 1: 0=16-bit, 1=32-bit
+#define TIMER_SP804_CTRL_ONESHOT (1 << 0) // Bit 0: 0=wrapping, 1=one-shot
+
+#define TIMER_SP804_CTRL_PRESCALE_1 (0 << 2) // clk/1
+#define TIMER_SP804_CTRL_PRESCALE_4 (1 << 2) // clk/4
+#define TIMER_SP804_CTRL_PRESCALE_8 (2 << 2) // clk/8
+
+struct sp804_timer
+{
+ volatile uint32_t Time1Load; // +0x00
+ const volatile uint32_t Time1Value; // +0x04 - RO
+ volatile uint32_t Timer1Control; // +0x08
+ volatile uint32_t Timer1IntClr; // +0x0C - WO
+ const volatile uint32_t Timer1RIS; // +0x10 - RO
+ const volatile uint32_t Timer1MIS; // +0x14 - RO
+ volatile uint32_t Timer1BGLoad; // +0x18
+
+ volatile uint32_t Time2Load; // +0x20
+ volatile uint32_t Time2Value; // +0x24
+ volatile uint8_t Timer2Control; // +0x28
+ volatile uint32_t Timer2IntClr; // +0x2C - WO
+ const volatile uint32_t Timer2RIS; // +0x30 - RO
+ const volatile uint32_t Timer2MIS; // +0x34 - RO
+ volatile uint32_t Timer2BGLoad; // +0x38
+
+ // Not including ID registers
+
+};
+
+// Instance of the dual timer, will be placed using the scatter file
+struct sp804_timer* dual_timer;
+
+
+// Set base address of timer
+// address - virtual address of SP804 timer
+void setTimerBaseAddress(uint64_t address)
+{
+ dual_timer = (struct sp804_timer*)address;
+ return;
+}
+
+
+// Sets up the private timer
+// load_value - Initial value of timer
+// auto_reload - Periodic (SP804_AUTORELOAD) or one shot (SP804_SINGLESHOT)
+// interrupt - Whether to generate an interrupt
+void initTimer(uint32_t load_value, uint32_t auto_reload, uint32_t interrupt)
+{
+ uint32_t tmp = 0;
+
+ dual_timer->Time1Load = load_value;
+
+ // Fixed setting: 32-bit, no prescaling
+ tmp = TIMER_SP804_CTRL_TIMERSIZE | TIMER_SP804_CTRL_PRESCALE_1 | TIMER_SP804_CTRL_TIMERMODE;
+
+ // Settings from parameters: interrupt generation & reload
+ tmp = tmp | interrupt | auto_reload;
+
+ // Write control register
+ dual_timer->Timer1Control = tmp;
+
+ return;
+}
+
+
+// Starts the timer
+void startTimer(void)
+{
+ uint32_t tmp;
+
+ tmp = dual_timer->Timer1Control;
+ tmp = tmp | TIMER_SP804_CTRL_TIMEREN; // Set TimerEn (bit 7)
+ dual_timer->Timer1Control = tmp;
+
+ return;
+}
+
+
+// Stops the timer
+void stopTimer(void)
+{
+ uint32_t tmp;
+
+ tmp = dual_timer->Timer1Control;
+ tmp = tmp & ~TIMER_SP804_CTRL_TIMEREN; // Clear TimerEn (bit 7)
+ dual_timer->Timer1Control = tmp;
+
+ return;
+}
+
+
+// Returns the current timer count
+uint32_t getTimerCount(void)
+{
+ return dual_timer->Time1Value;
+}
+
+
+void clearTimerIrq(void)
+{
+ // A write to this register, of any value, clears the interrupt
+ dual_timer->Timer1IntClr = 1;
+}
+
+
+// ------------------------------------------------------------
+// End of sp804_timer.c
+// ------------------------------------------------------------
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sp804_timer.h b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sp804_timer.h
new file mode 100644
index 00000000..4d423904
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/sp804_timer.h
@@ -0,0 +1,53 @@
+// ------------------------------------------------------------
+// SP804 Dual Timer
+// Header Filer
+//
+// Copyright (c) 2009-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#ifndef _SP804_TIMER_
+#define _SP804_TIMER_
+
+#include
+
+// Set base address of timer
+// address - virtual address of SP804 timer
+void setTimerBaseAddress(uint64_t address);
+
+
+// Sets up the private timer
+// load_value - Initial value of timer
+// auto_reload - Periodic (SP804_AUTORELOAD) or one shot (SP804_SINGLESHOT)
+// interrupt - Whether to generate an interrupt
+
+#define SP804_AUTORELOAD (0)
+#define SP804_SINGLESHOT (1)
+#define SP804_GENERATE_IRQ (1 << 5)
+#define SP804_NO_IRQ (0)
+
+void initTimer(uint32_t load_value, uint32_t auto_reload, uint32_t interrupt);
+
+
+// Starts the timer
+void startTimer(void);
+
+
+// Stops the timer
+void stopTimer(void);
+
+
+// Returns the current timer count
+uint32_t getTimerCount(void);
+
+
+// Clears the timer interrupt
+void clearTimerIrq(void);
+
+#endif
+
+// ------------------------------------------------------------
+// End of sp804_timer.h
+// ------------------------------------------------------------
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/startup.S b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/startup.S
new file mode 100644
index 00000000..ee87d101
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/startup.S
@@ -0,0 +1,803 @@
+// ------------------------------------------------------------
+// Armv8-A MPCore EL3 AArch64 Startup Code
+//
+// Basic Vectors, MMU, caches and GICv3 initialization
+//
+// Exits in EL1 AArch64
+//
+// Copyright (c) 2014-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#include "v8_mmu.h"
+#include "v8_system.h"
+#include "GICv3_aliases.h"
+
+ .section StartUp, "ax"
+ .balign 4
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+ .global el1_vectors
+ .global el2_vectors
+ .global el3_vectors
+
+ .global InvalidateUDCaches
+ .global ZeroBlock
+
+ .global SetPrivateIntSecurityBlock
+ .global SetSPISecurityAll
+ .global SetPrivateIntPriority
+
+ .global GetGICR
+ .global WakeupGICR
+ .global SyncAREinGICD
+ .global EnableGICD
+ .global EnablePrivateInt
+ .global GetPrivateIntPending
+ .global ClearPrivateIntPending
+
+ .global __main
+
+ .global Image$$EXEC$$RO$$Base
+ .global Image$$TTB0_L1$$ZI$$Base
+ .global Image$$TTB0_L2_RAM$$ZI$$Base
+ .global Image$$TTB0_L2_PERIPH$$ZI$$Base
+ .global Image$$TOP_OF_RAM$$ZI$$Base
+ .global Image$$GICD$$ZI$$Base
+ .global Image$$ARM_LIB_STACK$$ZI$$Limit
+ .global Image$$EL3_STACKS$$ZI$$Limit
+ .global Image$$CS3_PERIPHERALS$$ZI$$Base
+ // use separate stack and heap, as anticipated by scatter.scat
+ .global __use_two_region_memory
+
+is_mmu_ready:
+.word 0
+
+
+// ------------------------------------------------------------
+
+ .global start64
+ .type start64, "function"
+start64:
+
+ //
+ // program the VBARs
+ //
+ ldr x1, =el1_vectors
+ msr VBAR_EL1, x1
+
+ ldr x1, =el2_vectors
+ msr VBAR_EL2, x1
+
+ ldr x1, =el3_vectors
+ msr VBAR_EL3, x1
+
+
+ // GIC-500 comes out of reset in GICv2 compatibility mode - first set
+ // system register enables for all relevant exception levels, and
+ // select GICv3 operating mode
+ //
+ msr SCR_EL3, xzr // Ensure NS bit is initially clear, so secure copy of ICC_SRE_EL1 can be configured
+ isb
+
+ mov x0, #15
+ msr ICC_SRE_EL3, x0
+ isb
+ msr ICC_SRE_EL1, x0 // Secure copy of ICC_SRE_EL1
+
+ //
+ // set lower exception levels as non-secure, with no access
+ // back to EL2 or EL3, and are AArch64 capable
+ //
+ mov x3, #(SCR_EL3_RW | \
+ SCR_EL3_SMD | \
+ SCR_EL3_NS) // Set NS bit, to access Non-secure registers
+ msr SCR_EL3, x3
+ isb
+
+ mov x0, #15
+ msr ICC_SRE_EL2, x0
+ isb
+ msr ICC_SRE_EL1, x0 // Non-secure copy of ICC_SRE_EL1
+
+
+ //
+ // no traps or VM modifications from the Hypervisor, EL1 is AArch64
+ //
+ mov x2, #HCR_EL2_RW
+ msr HCR_EL2, x2
+
+ //
+ // VMID is still significant, even when virtualisation is not
+ // being used, so ensure VTTBR_EL2 is properly initialised
+ //
+ msr VTTBR_EL2, xzr
+
+ //
+ // VMPIDR_EL2 holds the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR_EL1.
+ // VPIDR_EL2 holds the value of the Virtualization Processor ID. This is the value returned by Non-secure EL1 reads of MIDR_EL1.
+ // Both of these registers are architecturally UNKNOWN at reset, and so they must be set to the correct value
+ // (even if EL2/virtualization is not being used), otherwise non-secure EL1 reads of MPIDR_EL1/MIDR_EL1 will return garbage values.
+ // This guarantees that any future reads of MPIDR_EL1 and MIDR_EL1 from Non-secure EL1 will return the correct value.
+ //
+ mrs x0, MPIDR_EL1
+ msr VMPIDR_EL2, x0
+ mrs x0, MIDR_EL1
+ msr VPIDR_EL2, x0
+
+ // extract the core number from MPIDR_EL1 and store it in
+ // x19 (defined by the AAPCS as callee-saved), so we can re-use
+ // the number later
+ //
+ bl GetCPUID
+ mov x19, x0
+
+ //
+ // neither EL3 nor EL2 trap floating point or accesses to CPACR
+ //
+ msr CPTR_EL3, xzr
+ msr CPTR_EL2, xzr
+
+ //
+ // SCTLR_ELx may come out of reset with UNKNOWN values so we will
+ // set the fields to 0 except, possibly, the endianess field(s).
+ // Note that setting SCTLR_EL2 or the EL0 related fields of SCTLR_EL1
+ // is not strictly needed, since we're never in EL2 or EL0
+ //
+#ifdef __ARM_BIG_ENDIAN
+ mov x0, #(SCTLR_ELx_EE | SCTLR_EL1_E0E)
+#else
+ mov x0, #0
+#endif
+ msr SCTLR_EL3, x0
+ msr SCTLR_EL2, x0
+ msr SCTLR_EL1, x0
+
+#ifdef CORTEXA
+ //
+ // Configure ACTLR_EL[23]
+ // ----------------------
+ //
+ // These bits are IMPLEMENTATION DEFINED, so are different for
+ // different processors
+ //
+ // For Cortex-A57, the controls we set are:
+ //
+ // Enable lower level access to CPUACTLR_EL1
+ // Enable lower level access to CPUECTLR_EL1
+ // Enable lower level access to L2CTLR_EL1
+ // Enable lower level access to L2ECTLR_EL1
+ // Enable lower level access to L2ACTLR_EL1
+ //
+ mov x0, #((1 << 0) | \
+ (1 << 1) | \
+ (1 << 4) | \
+ (1 << 5) | \
+ (1 << 6))
+
+ msr ACTLR_EL3, x0
+ msr ACTLR_EL2, x0
+
+ //
+ // configure CPUECTLR_EL1
+ //
+ // These bits are IMP DEF, so need to different for different
+ // processors
+ //
+ // SMPEN - bit 6 - Enables the processor to receive cache
+ // and TLB maintenance operations
+ //
+ // Note: For Cortex-A57/53 SMPEN should be set before enabling
+ // the caches and MMU, or performing any cache and TLB
+ // maintenance operations.
+ //
+ // This register has a defined reset value, so we use a
+ // read-modify-write sequence to set SMPEN
+ //
+ mrs x0, S3_1_c15_c2_1 // Read EL1 CPU Extended Control Register
+ orr x0, x0, #(1 << 6) // Set the SMPEN bit
+ msr S3_1_c15_c2_1, x0 // Write EL1 CPU Extended Control Register
+
+ isb
+#endif
+
+ //
+ // That's the last of the control settings for now
+ //
+ // Note: no ISB after all these changes, as registers won't be
+ // accessed until after an exception return, which is itself a
+ // context synchronisation event
+ //
+
+ //
+ // Setup some EL3 stack space, ready for calling some subroutines, below.
+ //
+ // Stack space allocation is CPU-specific, so use CPU
+ // number already held in x19
+ //
+ // 2^12 bytes per CPU for the EL3 stacks
+ //
+ ldr x0, =Image$$EL3_STACKS$$ZI$$Limit
+ sub x0, x0, x19, lsl #12
+ mov sp, x0
+
+ //
+ // we need to configure the GIC while still in secure mode, specifically
+ // all PPIs and SPIs have to be programmed as Group1 interrupts
+ //
+
+ //
+ // Before the GIC can be reliably programmed, we need to
+ // enable Affinity Routing, as this affects where the configuration
+ // registers are (with Affinity Routing enabled, some registers are
+ // in the Redistributor, whereas those same registers are in the
+ // Distributor with Affinity Routing disabled (i.e. when in GICv2
+ // compatibility mode).
+ //
+ mov x0, #(1 << 4) | (1 << 5) // gicdctlr_ARE_S | gicdctlr_ARE_NS
+ mov x1, x19
+ bl SyncAREinGICD
+
+ //
+ // The Redistributor comes out of reset assuming the processor is
+ // asleep - correct that assumption
+ //
+ mov w0, w19
+ bl WakeupGICR
+
+ //
+ // Now we're ready to set security and other initialisations
+ //
+ // This is a per-CPU configuration for these interrupts
+ //
+ // for the first cluster, CPU number is the redistributor index
+ //
+ mov w0, w19
+ mov w1, #1 // gicigroupr_G1NS
+ bl SetPrivateIntSecurityBlock
+
+ //
+ // While we're in the Secure World, set the priority mask low enough
+ // for it to be writable in the Non-Secure World
+ //
+ //mov x0, #16 << 3 // 5 bits of priority in the Secure world
+ mov x0, #0xFF // for Non-Secure interrupts
+ msr ICC_PMR_EL1, x0
+
+ //
+ // there's more GIC setup to do, but only for the primary CPU
+ //
+ cbnz x19, drop_to_el1
+
+ //
+ // There's more to do to the GIC - call the utility routine to set
+ // all SPIs to Group1
+ //
+ mov w0, #1 // gicigroupr_G1NS
+ bl SetSPISecurityAll
+
+ //
+ // Set up EL1 entry point and "dummy" exception return information,
+ // then perform exception return to enter EL1
+ //
+ .global drop_to_el1
+drop_to_el1:
+ adr x1, el1_entry_aarch64
+ msr ELR_EL3, x1
+ mov x1, #(AARCH64_SPSR_EL1h | \
+ AARCH64_SPSR_F | \
+ AARCH64_SPSR_I | \
+ AARCH64_SPSR_A)
+ msr SPSR_EL3, x1
+ eret
+
+
+
+// ------------------------------------------------------------
+// EL1 - Common start-up code
+// ------------------------------------------------------------
+
+ .global el1_entry_aarch64
+ .type el1_entry_aarch64, "function"
+el1_entry_aarch64:
+
+ //
+ // Now we're in EL1, setup the application stack
+ // the scatter file allocates 2^14 bytes per app stack
+ //
+ ldr x0, =Image$$HANDLER_STACK$$ZI$$Limit
+ sub x0, x0, x19, lsl #14
+ mov sp, x0
+ MSR SPSel, #0
+ ISB
+ ldr x0, =Image$$ARM_LIB_STACK$$ZI$$Limit
+ sub x0, x0, x19, lsl #14
+ mov sp, x0
+
+ //
+ // Enable floating point
+ //
+ mov x0, #CPACR_EL1_FPEN
+ msr CPACR_EL1, x0
+
+ //
+ // Invalidate caches and TLBs for all stage 1
+ // translations used at EL1
+ //
+ // Cortex-A processors automatically invalidate their caches on reset
+ // (unless suppressed with the DBGL1RSTDISABLE or L2RSTDISABLE pins).
+ // It is therefore not necessary for software to invalidate the caches
+ // on startup, however, this is done here in case of a warm reset.
+ bl InvalidateUDCaches
+ tlbi VMALLE1
+
+
+ //
+ // Set TTBR0 Base address
+ //
+ // The CPUs share one set of translation tables that are
+ // generated by CPU0 at run-time
+ //
+ // TTBR1_EL1 is not used in this example
+ //
+ ldr x1, =Image$$TTB0_L1$$ZI$$Base
+ msr TTBR0_EL1, x1
+
+
+ //
+ // Set up memory attributes
+ //
+ // These equate to:
+ //
+ // 0 -> 0b01000100 = 0x00000044 = Normal, Inner/Outer Non-Cacheable
+ // 1 -> 0b11111111 = 0x0000ff00 = Normal, Inner/Outer WriteBack Read/Write Allocate
+ // 2 -> 0b00000100 = 0x00040000 = Device-nGnRE
+ //
+ mov x1, #0xff44
+ movk x1, #4, LSL #16 // equiv to: movk x1, #0x0000000000040000
+ msr MAIR_EL1, x1
+
+
+ //
+ // Set up TCR_EL1
+ //
+ // We're using only TTBR0 (EPD1 = 1), and the page table entries:
+ // - are using an 8-bit ASID from TTBR0
+ // - have a 4K granularity (TG0 = 0b00)
+ // - are outer-shareable (SH0 = 0b10)
+ // - are using Inner & Outer WBWA Normal memory ([IO]RGN0 = 0b01)
+ // - map
+ // + 32 bits of VA space (T0SZ = 0x20)
+ // + into a 32-bit PA space (IPS = 0b000)
+ //
+ // 36 32 28 24 20 16 12 8 4 0
+ // -----+----+----+----+----+----+----+----+----+----+
+ // | | |OOII| | | |OOII| | |
+ // TT | | |RRRR|E T | T| |RRRR|E T | T|
+ // BB | I I|TTSS|GGGG|P 1 | 1|TTSS|GGGG|P 0 | 0|
+ // IIA| P P|GGHH|NNNN|DAS | S|GGHH|NNNN|D S | S|
+ // 10S| S-S|1111|1111|11Z-|---Z|0000|0000|0 Z-|---Z|
+ //
+ // 000 0000 0000 0000 1000 0000 0010 0101 0010 0000
+ //
+ // 0x 8 0 2 5 2 0
+ //
+ // Note: the ISB is needed to ensure the changes to system
+ // context are before the write of SCTLR_EL1.M to enable
+ // the MMU. It is likely on a "real" implementation that
+ // this setup would work without an ISB, due to the
+ // amount of code that gets executed before enabling the
+ // MMU, but that would not be architecturally correct.
+ //
+ ldr x1, =0x0000000000802520
+ msr TCR_EL1, x1
+ isb
+
+ //
+ // the primary CPU is going to use SGI 15 as a wakeup event
+ // to let us know when it is OK to proceed, so prepare for
+ // receiving that interrupt
+ //
+ // NS interrupt priorities run from 0 to 15, with 15 being
+ // too low a priority to ever raise an interrupt, so let's
+ // use 14
+ //
+ mov w0, w19
+ mov w1, #0
+ mov w2, #14 << 4 // we're in NS world, so 4 bits of priority,
+ // 8-bit field, - 4 = 4-bit shift
+ bl SetPrivateIntPriority
+
+ mov w0, w19
+ mov w1, #0
+ bl EnablePrivateInt
+
+ //
+ // set priority mask as low as possible; although,being in the
+ // NS World, we can't set bit[7] of the priority, we still
+ // write all 8-bits of priority to an ICC register
+ //
+ mov x0, #31 << 3
+ msr ICC_PMR_EL1, x0
+
+ //
+ // set global enable and wait for our interrupt to arrive
+ //
+ mov x0, #1
+ msr ICC_IGRPEN1_EL1, x0
+ isb
+
+ //
+ // x19 already contains the CPU number, so branch to secondary
+ // code if we're not on CPU0
+ //
+ cbnz x19, el1_secondary
+
+ //
+ // Fall through to primary code
+ //
+
+
+//
+// ------------------------------------------------------------
+//
+// EL1 - primary CPU init code
+//
+// This code is run on CPU0, while the other CPUs are in the
+// holding pen
+//
+
+ .global el1_primary
+ .type el1_primary, "function"
+el1_primary:
+
+ //
+ // Turn on the banked GIC distributor enable,
+ // ready for individual CPU enables later
+ //
+ mov w0, #(1 << 1) // gicdctlr_EnableGrp1A
+ bl EnableGICD
+
+ //
+ // Generate TTBR0 L1
+ //
+ // at 4KB granularity, 32-bit VA space, table lookup starts at
+ // L1, with 1GB regions
+ //
+ // we are going to create entries pointing to L2 tables for a
+ // couple of these 1GB regions, the first of which is the
+ // RAM on the VE board model - get the table addresses and
+ // start by emptying out the L1 page tables (4 entries at L1
+ // for a 4K granularity)
+ //
+ // x21 = address of L1 tables
+ //
+ ldr x21, =Image$$TTB0_L1$$ZI$$Base
+ mov x0, x21
+ mov x1, #(4 << 3)
+ bl ZeroBlock
+
+ //
+ // time to start mapping the RAM regions - clear out the
+ // L2 tables and point to them from the L1 tables
+ //
+ // x22 = address of L2 tables, needs to be remembered in case
+ // we want to re-use the tables for mapping peripherals
+ //
+ ldr x22, =Image$$TTB0_L2_RAM$$ZI$$Base
+ mov x1, #(512 << 3)
+ mov x0, x22
+ bl ZeroBlock
+
+ //
+ // Get the start address of RAM (the EXEC region) into x4
+ // and calculate the offset into the L1 table (1GB per region,
+ // max 4GB)
+ //
+ // x23 = L1 table offset, saved for later comparison against
+ // peripheral offset
+ //
+ ldr x4, =Image$$EXEC$$RO$$Base
+ ubfx x23, x4, #30, #2
+
+ orr x1, x22, #TT_S1_ATTR_PAGE
+ str x1, [x21, x23, lsl #3]
+
+ //
+ // we've already used the RAM start address in x4 - we now need
+ // to get this in terms of an offset into the L2 page tables,
+ // where each entry covers 2MB
+ //
+ ubfx x2, x4, #21, #9
+
+ //
+ // TOP_OF_RAM in the scatter file marks the end of the
+ // Execute region in RAM: convert the end of this region to an
+ // offset too, being careful to round up, then calculate the
+ // number of entries to write
+ //
+ ldr x5, =Image$$TOP_OF_RAM$$ZI$$Base
+ sub x3, x5, #1
+ ubfx x3, x3, #21, #9
+ add x3, x3, #1
+ sub x3, x3, x2
+
+ //
+ // set x1 to the required page table attributes, then orr
+ // in the start address (modulo 2MB)
+ //
+ // L2 tables in our configuration cover 2MB per entry - map
+ // memory as Shared, Normal WBWA (MAIR[1]) with a flat
+ // VA->PA translation
+ //
+ bic x4, x4, #((1 << 21) - 1)
+ ldr x1, =(TT_S1_ATTR_BLOCK | \
+ (1 << TT_S1_ATTR_MATTR_LSB) | \
+ TT_S1_ATTR_NS | \
+ TT_S1_ATTR_AP_RW_PL1 | \
+ TT_S1_ATTR_SH_INNER | \
+ TT_S1_ATTR_AF | \
+ TT_S1_ATTR_nG)
+ orr x1, x1, x4
+
+ //
+ // factor the offset into the page table address and then write
+ // the entries
+ //
+ add x0, x22, x2, lsl #3
+
+loop1:
+ subs x3, x3, #1
+ str x1, [x0], #8
+ add x1, x1, #0x200, LSL #12 // equiv to add x1, x1, #(1 << 21) // 2MB per entry
+ bne loop1
+
+
+ //
+ // now mapping the Peripheral regions - clear out the
+ // L2 tables and point to them from the L1 tables
+ //
+ // The assumption here is that all peripherals live within
+ // a common 1GB region (i.e. that there's a single set of
+ // L2 pages for all the peripherals). We only use a UART
+ // and the GIC in this example, so the assumption is sound
+ //
+ // x24 = address of L2 peripheral tables
+ //
+ ldr x24, =Image$$TTB0_L2_PERIPH$$ZI$$Base
+
+ //
+ // get the GICD address into x4 and calculate
+ // the offset into the L1 table
+ //
+ // x25 = L1 table offset
+ //
+ ldr x4, =Image$$GICD$$ZI$$Base
+ ubfx x25, x4, #30, #2
+
+ //
+ // here's the tricky bit: it's possible that the peripherals are
+ // in the same 1GB region as the RAM, in which case we don't need
+ // to prime a separate set of L2 page tables, nor add them to the
+ // L1 tables
+ //
+ // if we're going to re-use the TTB0_L2_RAM tables, get their
+ // address into x24, which is used later on to write the PTEs
+ //
+ cmp x25, x23
+ csel x24, x22, x24, EQ
+ b.eq nol2setup
+
+ //
+ // Peripherals are in a separate 1GB region, and so have their own
+ // set of L2 tables - clean out the tables and add them to the L1
+ // table
+ //
+ mov x0, x24
+ mov x1, #512 << 3
+ bl ZeroBlock
+
+ orr x1, x24, #TT_S1_ATTR_PAGE
+ str x1, [x21, x25, lsl #3]
+
+ //
+ // there's only going to be a single 2MB region for GICD (in
+ // x4) - get this in terms of an offset into the L2 page tables
+ //
+ // with larger systems, it is possible that the GIC redistributor
+ // registers require extra 2MB pages, in which case extra code
+ // would be required here
+ //
+nol2setup:
+ ubfx x2, x4, #21, #9
+
+ //
+ // set x1 to the required page table attributes, then orr
+ // in the start address (modulo 2MB)
+ //
+ // L2 tables in our configuration cover 2MB per entry - map
+ // memory as NS Device-nGnRE (MAIR[2]) with a flat VA->PA
+ // translation
+ //
+ bic x4, x4, #((1 << 21) - 1) // start address mod 2MB
+ ldr x1, =(TT_S1_ATTR_BLOCK | \
+ (2 << TT_S1_ATTR_MATTR_LSB) | \
+ TT_S1_ATTR_NS | \
+ TT_S1_ATTR_AP_RW_PL1 | \
+ TT_S1_ATTR_AF | \
+ TT_S1_ATTR_nG)
+ orr x1, x1, x4
+
+ //
+ // only a single L2 entry for this, so no loop as we have for RAM, above
+ //
+ str x1, [x24, x2, lsl #3]
+
+ //
+ // we have CS3_PERIPHERALS that include the UART controller
+ //
+ // Again, the code is making assumptions - this time that the CS3_PERIPHERALS
+ // region uses the same 1GB portion of the address space as the GICD,
+ // and thus shares the same set of L2 page tables
+ //
+ // Get CS3_PERIPHERALS address into x4 and calculate the offset into the
+ // L2 tables
+ //
+ ldr x4, =Image$$CS3_PERIPHERALS$$ZI$$Base
+ ubfx x2, x4, #21, #9
+
+ //
+ // set x1 to the required page table attributes, then orr
+ // in the start address (modulo 2MB)
+ //
+ // L2 tables in our configuration cover 2MB per entry - map
+ // memory as NS Device-nGnRE (MAIR[2]) with a flat VA->PA
+ // translation
+ //
+ bic x4, x4, #((1 << 21) - 1) // start address mod 2MB
+ ldr x1, =(TT_S1_ATTR_BLOCK | \
+ (2 << TT_S1_ATTR_MATTR_LSB) | \
+ TT_S1_ATTR_NS | \
+ TT_S1_ATTR_AP_RW_PL1 | \
+ TT_S1_ATTR_AF | \
+ TT_S1_ATTR_nG)
+ orr x1, x1, x4
+
+ //
+ // only a single L2 entry again - write it
+ //
+ str x1, [x24, x2, lsl #3]
+
+ //
+ // issue a barrier to ensure all table entry writes are complete
+ //
+ dsb ish
+
+ ldr x1, =is_mmu_ready
+ mov x2, #1
+ str x2, [x1]
+
+ //
+ // Enable the MMU. Caches will be enabled later, after scatterloading.
+ //
+ mrs x1, SCTLR_EL1
+ orr x1, x1, #SCTLR_ELx_M
+ bic x1, x1, #SCTLR_ELx_A // Disable alignment fault checking. To enable, change bic to orr
+ msr SCTLR_EL1, x1
+ isb
+
+ //
+ // Branch to C library init code
+ //
+ b __main
+
+
+// ------------------------------------------------------------
+
+// AArch64 Arm C library startup add-in:
+
+// The Arm Architecture Reference Manual for Armv8-A states:
+//
+// Instruction accesses to Non-cacheable Normal memory can be held in instruction caches.
+// Correspondingly, the sequence for ensuring that modifications to instructions are available
+// for execution must include invalidation of the modified locations from the instruction cache,
+// even if the instructions are held in Normal Non-cacheable memory.
+// This includes cases where the instruction cache is disabled.
+//
+// To invalidate the AArch64 instruction cache after scatter-loading and before initialization of the stack and heap,
+// it is necessary for the user to:
+//
+// * Implement instruction cache invalidation code in _platform_pre_stackheap_init.
+// * Ensure all code on the path from the program entry up to and including _platform_pre_stackheap_init is located in a root region.
+//
+// In this example, this function is only called once, by the primary core
+
+ .global _platform_pre_stackheap_init
+ .type _platform_pre_stackheap_init, "function"
+ .cfi_startproc
+_platform_pre_stackheap_init:
+ dsb ish // ensure all previous stores have completed before invalidating
+ ic ialluis // I cache invalidate all inner shareable to PoU (which includes secondary cores)
+ dsb ish // ensure completion on inner shareable domain (which includes secondary cores)
+ isb
+
+ // Scatter-loading is complete, so enable the caches here, so that the C-library's mutex initialization later will work
+ mrs x1, SCTLR_EL1
+ orr x1, x1, #SCTLR_ELx_C
+ orr x1, x1, #SCTLR_ELx_I
+ msr SCTLR_EL1, x1
+ isb
+
+ ret
+ .cfi_endproc
+
+
+// ------------------------------------------------------------
+// EL1 - secondary CPU init code
+//
+// This code is run on CPUs 1, 2, 3 etc....
+// ------------------------------------------------------------
+
+ .global el1_secondary
+ .type el1_secondary, "function"
+el1_secondary:
+
+wait_for_mmu_ready:
+ ldr x1, =is_mmu_ready
+ ldr x1, [x1]
+ cmp x1, #1
+ b.ne wait_for_mmu_ready
+
+ //
+ // Enable the MMU and caches
+ //
+ mrs x1, SCTLR_EL1
+ orr x1, x1, #SCTLR_ELx_M
+ orr x1, x1, #SCTLR_ELx_C
+ orr x1, x1, #SCTLR_ELx_I
+ bic x1, x1, #SCTLR_ELx_A // Disable alignment fault checking. To enable, change bic to orr
+ msr SCTLR_EL1, x1
+ isb
+
+ /* EL: Secondary core entrance. */
+ B _tx_thread_smp_initialize_wait
+
+loop_wfi:
+ dsb SY // Clear all pending data accesses
+ wfi // Go to sleep
+
+ //
+ // something woke us from our wait, was it the required interrupt?
+ //
+ mov w0, w19
+ mov w1, #15
+ bl GetPrivateIntPending
+ cbz w0, loop_wfi
+
+ //
+ // it was - there's no need to actually take the interrupt,
+ // so just clear it
+ //
+ mov w0, w19
+ mov w1, #15
+ bl ClearPrivateIntPending
+
+ //
+ // Branch to thread start
+ //
+ // B MainApp
+
+ /**
+ * Retargeted to prevent the C library from doing its own stack and heap
+ * initialisation.
+ */
+ .type __user_setup_stackheap, @function
+__user_setup_stackheap:
+ ADRP X0, Image$$SYS_STACK$$ZI$$Limit
+ MOV SP, X0
+ ADRP X0, Image$$ARM_LIB_HEAP$$ZI$$Base
+ ADRP X2, Image$$ARM_LIB_HEAP$$ZI$$Limit
+ RET
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/timer_interrupts.c b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/timer_interrupts.c
new file mode 100644
index 00000000..8f522217
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/timer_interrupts.c
@@ -0,0 +1,152 @@
+/* Bare-metal example for Armv8-A FVP Base model */
+
+/* Timer and interrupts */
+
+/* Copyright (c) 2016-2018 Arm Limited (or its affiliates). All rights reserved. */
+/* Use, modification and redistribution of this file is subject to your possession of a */
+/* valid End User License Agreement for the Arm Product of which these examples are part of */
+/* and your compliance with all applicable terms and conditions of such licence agreement. */
+
+#include
+
+#include "GICv3.h"
+#include "GICv3_gicc.h"
+#include "sp804_timer.h"
+
+void _tx_timer_interrupt(void);
+
+// LED Base address
+#define LED_BASE (volatile unsigned int *)0x1C010008
+
+
+void nudge_leds(void) // Move LEDs along
+{
+ static int state = 1;
+ static int value = 1;
+
+ if (state)
+ {
+ int max = (1 << 7);
+ value <<= 1;
+ if (value == max)
+ state = 0;
+ }
+ else
+ {
+ value >>= 1;
+ if (value == 1)
+ state = 1;
+ }
+
+ *LED_BASE = value; // Update LEDs hardware
+}
+
+
+// Initialize Timer 0 and Interrupt Controller
+void init_timer(void)
+{
+ // Enable interrupts
+ __asm("MSR DAIFClr, #0xF");
+ setICC_IGRPEN1_EL1(igrpEnable);
+
+ // Configure the SP804 timer to generate an interrupt
+ setTimerBaseAddress(0x1C110000);
+ initTimer(0x200, SP804_AUTORELOAD, SP804_GENERATE_IRQ);
+ startTimer();
+
+ // The SP804 timer generates SPI INTID 34. Enable
+ // this ID, and route it to core 0.0.0.0 (this one!)
+ SetSPIRoute(34, 0, gicdirouter_ModeSpecific); // Route INTID 34 to 0.0.0.0 (this core)
+ SetSPIPriority(34, 0); // Set INTID 34 to priority to 0
+ ConfigureSPI(34, gicdicfgr_Level); // Set INTID 34 as level-sensitive
+ EnableSPI(34); // Enable INTID 34
+}
+
+
+// --------------------------------------------------------
+
+void irqHandler(void)
+{
+ unsigned int ID;
+
+ ID = getICC_IAR1(); // readIntAck();
+
+ // Check for reserved IDs
+ if ((1020 <= ID) && (ID <= 1023))
+ {
+ //printf("irqHandler() - Reserved INTID %d\n\n", ID);
+ return;
+ }
+
+ switch(ID)
+ {
+ case 34:
+ // Dual-Timer 0 (SP804)
+ //printf("irqHandler() - External timer interrupt\n\n");
+ nudge_leds();
+ clearTimerIrq();
+
+ /* Call ThreadX timer interrupt processing. */
+ _tx_timer_interrupt();
+
+ break;
+
+ default:
+ // Unexpected ID value
+ //printf("irqHandler() - Unexpected INTID %d\n\n", ID);
+ break;
+ }
+
+ // Write the End of Interrupt register to tell the GIC
+ // we've finished handling the interrupt
+ setICC_EOIR1(ID); // writeAliasedEOI(ID);
+}
+
+// --------------------------------------------------------
+
+// Not actually used in this example, but provided for completeness
+
+void fiqHandler(void)
+{
+ unsigned int ID;
+ unsigned int aliased = 0;
+
+ ID = getICC_IAR0(); // readIntAck();
+ //printf("fiqHandler() - Read %d from IAR0\n", ID);
+
+ // Check for reserved IDs
+ if ((1020 <= ID) && (ID <= 1023))
+ {
+ //printf("fiqHandler() - Reserved INTID %d\n\n", ID);
+ ID = getICC_IAR1(); // readAliasedIntAck();
+ //printf("fiqHandler() - Read %d from AIAR\n", ID);
+ aliased = 1;
+
+ // If still spurious then simply return
+ if ((1020 <= ID) && (ID <= 1023))
+ return;
+ }
+
+ switch(ID)
+ {
+ case 34:
+ // Dual-Timer 0 (SP804)
+ //printf("fiqHandler() - External timer interrupt\n\n");
+ clearTimerIrq();
+ break;
+
+ default:
+ // Unexpected ID value
+ //printf("fiqHandler() - Unexpected INTID %d\n\n", ID);
+ break;
+ }
+
+ // Write the End of Interrupt register to tell the GIC
+ // we've finished handling the interrupt
+ // NOTE: If the ID was read from the Aliased IAR, then
+ // the aliased EOI register must be used
+ if (aliased == 0)
+ setICC_EOIR0(ID); // writeEOI(ID);
+ else
+ setICC_EOIR1(ID); // writeAliasedEOI(ID);
+}
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/use_model_semihosting.ds b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/use_model_semihosting.ds
new file mode 100644
index 00000000..6fde52b2
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/use_model_semihosting.ds
@@ -0,0 +1 @@
+set semihosting enabled off
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_aarch64.S b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_aarch64.S
new file mode 100644
index 00000000..45445a98
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_aarch64.S
@@ -0,0 +1,179 @@
+// ------------------------------------------------------------
+// Armv8-A AArch64 - Common helper functions
+//
+// Copyright (c) 2012-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#include "v8_system.h"
+
+ .text
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+ .global EnableCachesEL1
+ .global DisableCachesEL1
+ .global InvalidateUDCaches
+ .global GetMIDR
+ .global GetMPIDR
+ .global GetAffinity
+ .global GetCPUID
+
+// ------------------------------------------------------------
+
+//
+// void EnableCachesEL1(void)
+//
+// enable Instruction and Data caches
+//
+ .type EnableCachesEL1, "function"
+ .cfi_startproc
+EnableCachesEL1:
+
+ mrs x0, SCTLR_EL1
+ orr x0, x0, #SCTLR_ELx_I
+ orr x0, x0, #SCTLR_ELx_C
+ msr SCTLR_EL1, x0
+
+ isb
+ ret
+ .cfi_endproc
+
+
+// ------------------------------------------------------------
+
+ .type DisableCachesEL1, "function"
+ .cfi_startproc
+DisableCachesEL1:
+
+ mrs x0, SCTLR_EL1
+ bic x0, x0, #SCTLR_ELx_I
+ bic x0, x0, #SCTLR_ELx_C
+ msr SCTLR_EL1, x0
+
+ isb
+ ret
+ .cfi_endproc
+
+
+// ------------------------------------------------------------
+
+//
+// void InvalidateUDCaches(void)
+//
+// Invalidate data and unified caches
+//
+ .type InvalidateUDCaches, "function"
+ .cfi_startproc
+InvalidateUDCaches:
+ // From the Armv8-A Architecture Reference Manual
+
+ dmb ish // ensure all prior inner-shareable accesses have been observed
+
+ mrs x0, CLIDR_EL1
+ and w3, w0, #0x07000000 // get 2 x level of coherence
+ lsr w3, w3, #23
+ cbz w3, finished
+ mov w10, #0 // w10 = 2 x cache level
+ mov w8, #1 // w8 = constant 0b1
+loop_level:
+ add w2, w10, w10, lsr #1 // calculate 3 x cache level
+ lsr w1, w0, w2 // extract 3-bit cache type for this level
+ and w1, w1, #0x7
+ cmp w1, #2
+ b.lt next_level // no data or unified cache at this level
+ msr CSSELR_EL1, x10 // select this cache level
+ isb // synchronize change of csselr
+ mrs x1, CCSIDR_EL1 // read ccsidr
+ and w2, w1, #7 // w2 = log2(linelen)-4
+ add w2, w2, #4 // w2 = log2(linelen)
+ ubfx w4, w1, #3, #10 // w4 = max way number, right aligned
+ clz w5, w4 // w5 = 32-log2(ways), bit position of way in dc operand
+ lsl w9, w4, w5 // w9 = max way number, aligned to position in dc operand
+ lsl w16, w8, w5 // w16 = amount to decrement way number per iteration
+loop_way:
+ ubfx w7, w1, #13, #15 // w7 = max set number, right aligned
+ lsl w7, w7, w2 // w7 = max set number, aligned to position in dc operand
+ lsl w17, w8, w2 // w17 = amount to decrement set number per iteration
+loop_set:
+ orr w11, w10, w9 // w11 = combine way number and cache number ...
+ orr w11, w11, w7 // ... and set number for dc operand
+ dc isw, x11 // do data cache invalidate by set and way
+ subs w7, w7, w17 // decrement set number
+ b.ge loop_set
+ subs x9, x9, x16 // decrement way number
+ b.ge loop_way
+next_level:
+ add w10, w10, #2 // increment 2 x cache level
+ cmp w3, w10
+ b.gt loop_level
+ dsb sy // ensure completion of previous cache maintenance operation
+ isb
+finished:
+ ret
+ .cfi_endproc
+
+
+// ------------------------------------------------------------
+
+//
+// ID Register functions
+//
+
+ .type GetMIDR, "function"
+ .cfi_startproc
+GetMIDR:
+
+ mrs x0, MIDR_EL1
+ ret
+ .cfi_endproc
+
+
+ .type GetMPIDR, "function"
+ .cfi_startproc
+GetMPIDR:
+
+ mrs x0, MPIDR_EL1
+ ret
+ .cfi_endproc
+
+
+ .type GetAffinity, "function"
+ .cfi_startproc
+GetAffinity:
+
+ mrs x0, MPIDR_EL1
+ ubfx x1, x0, #32, #8
+ bfi w0, w1, #24, #8
+ ret
+ .cfi_endproc
+
+
+ .type GetCPUID, "function"
+ .cfi_startproc
+GetCPUID:
+
+ mrs x0, MIDR_EL1
+ ubfx x0, x0, #4, #12 // extract PartNum
+ cmp x0, #0xD0D // Cortex-A77
+ b.eq DynamIQ
+ cmp x0, #0xD0B // Cortex-A76
+ b.eq DynamIQ
+ cmp x0, #0xD0A // Cortex-A75
+ b.eq DynamIQ
+ cmp x0, #0xD05 // Cortex-A55
+ b.eq DynamIQ
+ b Others
+DynamIQ:
+ mrs x0, MPIDR_EL1
+ ubfx x0, x0, #MPIDR_EL1_AFF1_LSB, #MPIDR_EL1_AFF_WIDTH
+ ret
+
+Others:
+ mrs x0, MPIDR_EL1
+ ubfx x1, x0, #MPIDR_EL1_AFF0_LSB, #MPIDR_EL1_AFF_WIDTH
+ ubfx x2, x0, #MPIDR_EL1_AFF1_LSB, #MPIDR_EL1_AFF_WIDTH
+ add x0, x1, x2, LSL #2
+ ret
+ .cfi_endproc
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_aarch64.h b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_aarch64.h
new file mode 100644
index 00000000..b09079a4
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_aarch64.h
@@ -0,0 +1,103 @@
+/*
+ *
+ * Armv8-A AArch64 common helper functions
+ *
+ * Copyright (c) 2012-2014 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+
+#ifndef V8_AARCH64_H
+#define V8_AARCH64_H
+
+/*
+ * Parameters for data barriers
+ */
+#define OSHLD 1
+#define OSHST 2
+#define OSH 3
+#define NSHLD 5
+#define NSHST 6
+#define NSH 7
+#define ISHLD 9
+#define ISHST 10
+#define ISH 11
+#define LD 13
+#define ST 14
+#define SY 15
+
+/**********************************************************************/
+
+/*
+ * function prototypes
+ */
+
+/*
+ * void InvalidateUDCaches(void)
+ * invalidates all Unified and Data Caches
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ *
+ *
+ * Side Effects
+ * guarantees that all levels of cache will be invalidated before
+ * returning to caller
+ */
+void InvalidateUDCaches(void);
+
+/*
+ * unsigned long long EnableCachesEL1(void)
+ * enables I- and D- caches at EL1
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * New value of SCTLR_EL1
+ *
+ * Side Effects
+ * context will be synchronised before returning to caller
+ */
+unsigned long long EnableCachesEL1(void);
+
+/*
+ * unsigned long long GetMIDR(void)
+ * returns the contents of MIDR_EL0
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * MIDR_EL0
+ */
+unsigned long long GetMIDR(void);
+
+/*
+ * unsigned long long GetMPIDR(void)
+ * returns the contents of MPIDR_EL0
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * MPIDR_EL0
+ */
+unsigned long long GetMPIDR(void);
+
+/*
+ * unsigned int GetCPUID(void)
+ * returns the Aff0 field of MPIDR_EL0
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * MPIDR_EL0[7:0]
+ */
+unsigned int GetCPUID(void);
+
+#endif
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_mmu.h b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_mmu.h
new file mode 100644
index 00000000..bce62b54
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_mmu.h
@@ -0,0 +1,128 @@
+//
+// Defines for v8 Memory Model
+//
+// Copyright (c) 2012-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef V8_MMU_H
+#define V8_MMU_H
+
+//
+// Translation Control Register fields
+//
+// RGN field encodings
+//
+#define TCR_RGN_NC 0b00
+#define TCR_RGN_WBWA 0b01
+#define TCR_RGN_WT 0b10
+#define TCR_RGN_WBRA 0b11
+
+//
+// Shareability encodings
+//
+#define TCR_SHARE_NONE 0b00
+#define TCR_SHARE_OUTER 0b10
+#define TCR_SHARE_INNER 0b11
+
+//
+// Granule size encodings
+//
+#define TCR_GRANULE_4K 0b00
+#define TCR_GRANULE_64K 0b01
+#define TCR_GRANULE_16K 0b10
+
+//
+// Physical Address sizes
+//
+#define TCR_SIZE_4G 0b000
+#define TCR_SIZE_64G 0b001
+#define TCR_SIZE_1T 0b010
+#define TCR_SIZE_4T 0b011
+#define TCR_SIZE_16T 0b100
+#define TCR_SIZE_256T 0b101
+
+//
+// Translation Control Register fields
+//
+#define TCR_EL1_T0SZ_SHIFT 0
+#define TCR_EL1_EPD0 (1 << 7)
+#define TCR_EL1_IRGN0_SHIFT 8
+#define TCR_EL1_ORGN0_SHIFT 10
+#define TCR_EL1_SH0_SHIFT 12
+#define TCR_EL1_TG0_SHIFT 14
+
+#define TCR_EL1_T1SZ_SHIFT 16
+#define TCR_EL1_A1 (1 << 22)
+#define TCR_EL1_EPD1 (1 << 23)
+#define TCR_EL1_IRGN1_SHIFT 24
+#define TCR_EL1_ORGN1_SHIFT 26
+#define TCR_EL1_SH1_SHIFT 28
+#define TCR_EL1_TG1_SHIFT 30
+#define TCR_EL1_IPS_SHIFT 32
+#define TCR_EL1_AS (1 << 36)
+#define TCR_EL1_TBI0 (1 << 37)
+#define TCR_EL1_TBI1 (1 << 38)
+
+//
+// Stage 1 Translation Table descriptor fields
+//
+#define TT_S1_ATTR_FAULT (0b00 << 0)
+#define TT_S1_ATTR_BLOCK (0b01 << 0) // Level 1/2
+#define TT_S1_ATTR_TABLE (0b11 << 0) // Level 0/1/2
+#define TT_S1_ATTR_PAGE (0b11 << 0) // Level 3
+
+#define TT_S1_ATTR_MATTR_LSB 2
+
+#define TT_S1_ATTR_NS (1 << 5)
+
+#define TT_S1_ATTR_AP_RW_PL1 (0b00 << 6)
+#define TT_S1_ATTR_AP_RW_ANY (0b01 << 6)
+#define TT_S1_ATTR_AP_RO_PL1 (0b10 << 6)
+#define TT_S1_ATTR_AP_RO_ANY (0b11 << 6)
+
+#define TT_S1_ATTR_SH_NONE (0b00 << 8)
+#define TT_S1_ATTR_SH_OUTER (0b10 << 8)
+#define TT_S1_ATTR_SH_INNER (0b11 << 8)
+
+#define TT_S1_ATTR_AF (1 << 10)
+#define TT_S1_ATTR_nG (1 << 11)
+
+// OA bits [15:12] - If Armv8.2-LPA is implemented, bits[15:12] are bits[51:48]
+// and bits[47:16] are bits[47:16] of the output address for a page of memory
+
+#define TT_S1_ATTR_nT (1 << 16) // Present if Armv8.4-TTRem is implemented, otherwise RES0
+
+#define TT_S1_ATTR_DBM (1 << 51) // Present if Armv8.1-TTHM is implemented, otherwise RES0
+
+#define TT_S1_ATTR_CONTIG (1 << 52)
+#define TT_S1_ATTR_PXN (1 << 53)
+#define TT_S1_ATTR_UXN (1 << 54)
+
+// PBHA bits[62:59] - If Armv8.2-TTPBHA is implemented, hardware can use these bits
+// for IMPLEMENTATIONDEFINED purposes, otherwise IGNORED
+
+#define TT_S1_MAIR_DEV_nGnRnE 0b00000000
+#define TT_S1_MAIR_DEV_nGnRE 0b00000100
+#define TT_S1_MAIR_DEV_nGRE 0b00001000
+#define TT_S1_MAIR_DEV_GRE 0b00001100
+
+//
+// Inner and Outer Normal memory attributes use the same bit patterns
+// Outer attributes just need to be shifted up
+//
+#define TT_S1_MAIR_OUTER_SHIFT 4
+
+#define TT_S1_MAIR_WT_TRANS_RA 0b0010
+
+#define TT_S1_MAIR_WB_TRANS_RA 0b0110
+#define TT_S1_MAIR_WB_TRANS_RWA 0b0111
+
+#define TT_S1_MAIR_WT_RA 0b1010
+
+#define TT_S1_MAIR_WB_RA 0b1110
+#define TT_S1_MAIR_WB_RWA 0b1111
+
+#endif // V8_MMU_H
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_system.h b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_system.h
new file mode 100644
index 00000000..a62d2a33
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_system.h
@@ -0,0 +1,115 @@
+//
+// Defines for v8 System Registers
+//
+// Copyright (c) 2012-2016 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef V8_SYSTEM_H
+#define V8_SYSTEM_H
+
+//
+// AArch64 SPSR
+//
+#define AARCH64_SPSR_EL3h 0b1101
+#define AARCH64_SPSR_EL3t 0b1100
+#define AARCH64_SPSR_EL2h 0b1001
+#define AARCH64_SPSR_EL2t 0b1000
+#define AARCH64_SPSR_EL1h 0b0101
+#define AARCH64_SPSR_EL1t 0b0100
+#define AARCH64_SPSR_EL0t 0b0000
+#define AARCH64_SPSR_RW (1 << 4)
+#define AARCH64_SPSR_F (1 << 6)
+#define AARCH64_SPSR_I (1 << 7)
+#define AARCH64_SPSR_A (1 << 8)
+#define AARCH64_SPSR_D (1 << 9)
+#define AARCH64_SPSR_IL (1 << 20)
+#define AARCH64_SPSR_SS (1 << 21)
+#define AARCH64_SPSR_V (1 << 28)
+#define AARCH64_SPSR_C (1 << 29)
+#define AARCH64_SPSR_Z (1 << 30)
+#define AARCH64_SPSR_N (1 << 31)
+
+//
+// Multiprocessor Affinity Register
+//
+#define MPIDR_EL1_AFF3_LSB 32
+#define MPIDR_EL1_U (1 << 30)
+#define MPIDR_EL1_MT (1 << 24)
+#define MPIDR_EL1_AFF2_LSB 16
+#define MPIDR_EL1_AFF1_LSB 8
+#define MPIDR_EL1_AFF0_LSB 0
+#define MPIDR_EL1_AFF_WIDTH 8
+
+//
+// Data Cache Zero ID Register
+//
+#define DCZID_EL0_BS_LSB 0
+#define DCZID_EL0_BS_WIDTH 4
+#define DCZID_EL0_DZP_LSB 5
+#define DCZID_EL0_DZP (1 << 5)
+
+//
+// System Control Register
+//
+#define SCTLR_EL1_UCI (1 << 26)
+#define SCTLR_ELx_EE (1 << 25)
+#define SCTLR_EL1_E0E (1 << 24)
+#define SCTLR_ELx_WXN (1 << 19)
+#define SCTLR_EL1_nTWE (1 << 18)
+#define SCTLR_EL1_nTWI (1 << 16)
+#define SCTLR_EL1_UCT (1 << 15)
+#define SCTLR_EL1_DZE (1 << 14)
+#define SCTLR_ELx_I (1 << 12)
+#define SCTLR_EL1_UMA (1 << 9)
+#define SCTLR_EL1_SED (1 << 8)
+#define SCTLR_EL1_ITD (1 << 7)
+#define SCTLR_EL1_THEE (1 << 6)
+#define SCTLR_EL1_CP15BEN (1 << 5)
+#define SCTLR_EL1_SA0 (1 << 4)
+#define SCTLR_ELx_SA (1 << 3)
+#define SCTLR_ELx_C (1 << 2)
+#define SCTLR_ELx_A (1 << 1)
+#define SCTLR_ELx_M (1 << 0)
+
+//
+// Architectural Feature Access Control Register
+//
+#define CPACR_EL1_TTA (1 << 28)
+#define CPACR_EL1_FPEN (3 << 20)
+
+//
+// Architectural Feature Trap Register
+//
+#define CPTR_ELx_TCPAC (1 << 31)
+#define CPTR_ELx_TTA (1 << 20)
+#define CPTR_ELx_TFP (1 << 10)
+
+//
+// Secure Configuration Register
+//
+#define SCR_EL3_TWE (1 << 13)
+#define SCR_EL3_TWI (1 << 12)
+#define SCR_EL3_ST (1 << 11)
+#define SCR_EL3_RW (1 << 10)
+#define SCR_EL3_SIF (1 << 9)
+#define SCR_EL3_HCE (1 << 8)
+#define SCR_EL3_SMD (1 << 7)
+#define SCR_EL3_EA (1 << 3)
+#define SCR_EL3_FIQ (1 << 2)
+#define SCR_EL3_IRQ (1 << 1)
+#define SCR_EL3_NS (1 << 0)
+
+//
+// Hypervisor Configuration Register
+//
+#define HCR_EL2_ID (1 << 33)
+#define HCR_EL2_CD (1 << 32)
+#define HCR_EL2_RW (1 << 31)
+#define HCR_EL2_TRVM (1 << 30)
+#define HCR_EL2_HVC (1 << 29)
+#define HCR_EL2_TDZ (1 << 28)
+
+#endif // V8_SYSTEM_H
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_utils.S b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_utils.S
new file mode 100644
index 00000000..888892a0
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/v8_utils.S
@@ -0,0 +1,69 @@
+//
+// Simple utility routines for baremetal v8 code
+//
+// Copyright (c) 2013-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#include "v8_system.h"
+
+ .text
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+//
+// void *ZeroBlock(void *blockPtr, unsigned int nBytes)
+//
+// Zero fill a block of memory
+// Fill memory pages or similar structures with zeros.
+// The byte count must be a multiple of the block fill size (16 bytes)
+//
+// Inputs:
+// blockPtr - base address of block to fill
+// nBytes - block size, in bytes
+//
+// Returns:
+// pointer to just filled block, NULL if nBytes is
+// incompatible with block fill size
+//
+ .global ZeroBlock
+ .type ZeroBlock, "function"
+ .cfi_startproc
+ZeroBlock:
+
+ //
+ // we fill data by steam, 16 bytes at a time: check that
+ // blocksize is a multiple of that
+ //
+ ubfx x2, x1, #0, #4
+ cbnz x2, incompatible
+
+ //
+ // we already have one register full of zeros, get another
+ //
+ mov x3, x2
+
+ //
+ // OK, set temporary pointer and away we go
+ //
+ add x0, x0, x1
+
+loop0:
+ subs x1, x1, #16
+ stp x2, x3, [x0, #-16]!
+ b.ne loop0
+
+ //
+ // that's all - x0 will be back to its start value
+ //
+ ret
+
+ //
+ // parameters are incompatible with block size - return
+ // an indication that this is so
+ //
+incompatible:
+ mov x0,#0
+ ret
+ .cfi_endproc
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/vectors.S b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/vectors.S
new file mode 100644
index 00000000..7784f98e
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/vectors.S
@@ -0,0 +1,252 @@
+// ------------------------------------------------------------
+// Armv8-A Vector tables
+//
+// Copyright (c) 2014-2016 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+
+ .global el1_vectors
+ .global el2_vectors
+ .global el3_vectors
+ .global c0sync1
+ .global irqHandler
+ .global fiqHandler
+ .global irqFirstLevelHandler
+ .global fiqFirstLevelHandler
+
+ .section EL1VECTORS, "ax"
+ .align 11
+
+//
+// Current EL with SP0
+//
+el1_vectors:
+c0sync1: B c0sync1
+
+ .balign 0x80
+c0irq1: B irqFirstLevelHandler
+
+ .balign 0x80
+c0fiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+c0serr1: B c0serr1
+
+//
+// Current EL with SPx
+//
+ .balign 0x80
+cxsync1: B cxsync1
+
+ .balign 0x80
+cxirq1: B irqFirstLevelHandler
+
+ .balign 0x80
+cxfiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+cxserr1: B cxserr1
+
+//
+// Lower EL using AArch64
+//
+ .balign 0x80
+l64sync1: B l64sync1
+
+ .balign 0x80
+l64irq1: B irqFirstLevelHandler
+
+ .balign 0x80
+l64fiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+l64serr1: B l64serr1
+
+//
+// Lower EL using AArch32
+//
+ .balign 0x80
+l32sync1: B l32sync1
+
+ .balign 0x80
+l32irq1: B irqFirstLevelHandler
+
+ .balign 0x80
+l32fiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+l32serr1: B l32serr1
+
+//----------------------------------------------------------------
+
+ .section EL2VECTORS, "ax"
+ .align 11
+
+//
+// Current EL with SP0
+//
+el2_vectors:
+c0sync2: B c0sync2
+
+ .balign 0x80
+c0irq2: B irqFirstLevelHandler
+
+ .balign 0x80
+c0fiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+c0serr2: B c0serr2
+
+//
+// Current EL with SPx
+//
+ .balign 0x80
+cxsync2: B cxsync2
+
+ .balign 0x80
+cxirq2: B irqFirstLevelHandler
+
+ .balign 0x80
+cxfiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+cxserr2: B cxserr2
+
+//
+// Lower EL using AArch64
+//
+ .balign 0x80
+l64sync2: B l64sync2
+
+ .balign 0x80
+l64irq2: B irqFirstLevelHandler
+
+ .balign 0x80
+l64fiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+l64serr2: B l64serr2
+
+//
+// Lower EL using AArch32
+//
+ .balign 0x80
+l32sync2: B l32sync2
+
+ .balign 0x80
+l32irq2: B irqFirstLevelHandler
+
+ .balign 0x80
+l32fiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+l32serr2: B l32serr2
+
+//----------------------------------------------------------------
+
+ .section EL3VECTORS, "ax"
+ .align 11
+
+//
+// Current EL with SP0
+//
+el3_vectors:
+c0sync3: B c0sync3
+
+ .balign 0x80
+c0irq3: B irqFirstLevelHandler
+
+ .balign 0x80
+c0fiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+c0serr3: B c0serr3
+
+//
+// Current EL with SPx
+//
+ .balign 0x80
+cxsync3: B cxsync3
+
+ .balign 0x80
+cxirq3: B irqFirstLevelHandler
+
+ .balign 0x80
+cxfiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+cxserr3: B cxserr3
+
+//
+// Lower EL using AArch64
+//
+ .balign 0x80
+l64sync3: B l64sync3
+
+ .balign 0x80
+l64irq3: B irqFirstLevelHandler
+
+ .balign 0x80
+l64fiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+l64serr3: B l64serr3
+
+//
+// Lower EL using AArch32
+//
+ .balign 0x80
+l32sync3: B l32sync3
+
+ .balign 0x80
+l32irq3: B irqFirstLevelHandler
+
+ .balign 0x80
+l32fiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+l32serr3: B l32serr3
+
+
+ .section InterruptHandlers, "ax"
+ .balign 4
+
+ .type irqFirstLevelHandler, "function"
+irqFirstLevelHandler:
+ MSR SPSel, 0
+ STP x29, x30, [sp, #-16]!
+ BL _tx_thread_context_save
+ BL irqHandler
+ B _tx_thread_context_restore
+
+ .type fiqFirstLevelHandler, "function"
+fiqFirstLevelHandler:
+ STP x29, x30, [sp, #-16]!
+ STP x18, x19, [sp, #-16]!
+ STP x16, x17, [sp, #-16]!
+ STP x14, x15, [sp, #-16]!
+ STP x12, x13, [sp, #-16]!
+ STP x10, x11, [sp, #-16]!
+ STP x8, x9, [sp, #-16]!
+ STP x6, x7, [sp, #-16]!
+ STP x4, x5, [sp, #-16]!
+ STP x2, x3, [sp, #-16]!
+ STP x0, x1, [sp, #-16]!
+
+ BL fiqHandler
+
+ LDP x0, x1, [sp], #16
+ LDP x2, x3, [sp], #16
+ LDP x4, x5, [sp], #16
+ LDP x6, x7, [sp], #16
+ LDP x8, x9, [sp], #16
+ LDP x10, x11, [sp], #16
+ LDP x12, x13, [sp], #16
+ LDP x14, x15, [sp], #16
+ LDP x16, x17, [sp], #16
+ LDP x18, x19, [sp], #16
+ LDP x29, x30, [sp], #16
+ ERET
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/tx/.cproject b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/tx/.cproject
new file mode 100644
index 00000000..751695e9
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/tx/.cproject
@@ -0,0 +1,188 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/tx/.project b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/tx/.project
new file mode 100644
index 00000000..10681969
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/tx/.project
@@ -0,0 +1,48 @@
+
+
+ tx
+
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.genmakebuilder
+ clean,full,incremental,
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder
+ full,incremental,
+
+
+
+
+
+ org.eclipse.cdt.core.cnature
+ org.eclipse.cdt.managedbuilder.core.managedBuildNature
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigNature
+
+
+
+ inc_generic
+ 2
+ $%7BPARENT-5-PROJECT_LOC%7D/common_smp/inc
+
+
+ inc_port
+ 2
+ $%7BPARENT-2-PROJECT_LOC%7D/inc
+
+
+ src_generic
+ 2
+ $%7BPARENT-5-PROJECT_LOC%7D/common_smp/src
+
+
+ src_port
+ 2
+ $%7BPARENT-2-PROJECT_LOC%7D/src
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/ac6/src/tx_initialize_low_level.S b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/src/tx_initialize_low_level.S
new file mode 100644
index 00000000..59fe38e0
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/ac6/src/tx_initialize_low_level.S
@@ -0,0 +1,104 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Initialize */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_initialize_low_level ARMv8-A-SMP */
+/* 6.1.10 */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is responsible for any low-level processor */
+/* initialization, including setting up interrupt vectors, setting */
+/* up a periodic timer interrupt source, saving the system stack */
+/* pointer for use in ISR processing later, and finding the first */
+/* available RAM memory address for tx_application_define. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_initialize_kernel_enter ThreadX entry function */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* resulting in version 6.1.10 */
+/* */
+/**************************************************************************/
+// VOID _tx_initialize_low_level(VOID)
+// {
+ .global _tx_initialize_low_level
+ .type _tx_initialize_low_level, @function
+_tx_initialize_low_level:
+
+ MSR DAIFSet, 0x3 // Lockout interrupts
+
+
+ /* Save the system stack pointer. */
+ // _tx_thread_system_stack_ptr = (VOID_PTR) (sp);
+
+ LDR x0, =_tx_thread_system_stack_ptr // Pickup address of system stack ptr
+ MOV x1, sp // Pickup SP
+ SUB x1, x1, #15 //
+ BIC x1, x1, #0xF // Get 16-bit alignment
+ STR x1, [x0] // Store system stack
+
+ /* Save the first available memory address. */
+ // _tx_initialize_unused_memory = (VOID_PTR) Image$$HEAP$$ZI$$Limit;
+
+ LDR x0, =_tx_initialize_unused_memory // Pickup address of unused memory ptr
+ LDR x1, =heap_limit // Pickup unused memory address - A free
+ LDR x1, [x1] // memory section must be setup after the
+ // heap section.
+ STR x1, [x0] // Store unused memory address
+
+ /* Done, return to caller. */
+
+ RET // Return to caller
+// }
+
+ .align 3
+heap_limit:
+ .quad (Image$$TOP_OF_RAM$$ZI$$Limit)
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/.cproject b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/.cproject
new file mode 100644
index 00000000..34967225
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/.cproject
@@ -0,0 +1,164 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/.project b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/.project
new file mode 100644
index 00000000..a1b15572
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/.project
@@ -0,0 +1,26 @@
+
+
+ sample_threadx
+
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.genmakebuilder
+ clean,full,incremental,
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder
+ full,incremental,
+
+
+
+
+
+ org.eclipse.cdt.core.cnature
+ org.eclipse.cdt.managedbuilder.core.managedBuildNature
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigNature
+
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3.h b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3.h
new file mode 100644
index 00000000..dfe37586
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3.h
@@ -0,0 +1,561 @@
+/*
+ * GICv3.h - data types and function prototypes for GICv3 utility routines
+ *
+ * Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#ifndef GICV3_h
+#define GICV3_h
+
+#include
+
+/*
+ * extra flags for GICD enable
+ */
+typedef enum
+{
+ gicdctlr_EnableGrp0 = (1 << 0),
+ gicdctlr_EnableGrp1NS = (1 << 1),
+ gicdctlr_EnableGrp1A = (1 << 1),
+ gicdctlr_EnableGrp1S = (1 << 2),
+ gicdctlr_EnableAll = (1 << 2) | (1 << 1) | (1 << 0),
+ gicdctlr_ARE_S = (1 << 4), /* Enable Secure state affinity routing */
+ gicdctlr_ARE_NS = (1 << 5), /* Enable Non-Secure state affinity routing */
+ gicdctlr_DS = (1 << 6), /* Disable Security support */
+ gicdctlr_E1NWF = (1 << 7) /* Enable "1-of-N" wakeup model */
+} GICDCTLRFlags_t;
+
+/*
+ * modes for SPI routing
+ */
+typedef enum
+{
+ gicdirouter_ModeSpecific = 0,
+ gicdirouter_ModeAny = (1 << 31)
+} GICDIROUTERBits_t;
+
+typedef enum
+{
+ gicdicfgr_Level = 0,
+ gicdicfgr_Edge = (1 << 1)
+} GICDICFGRBits_t;
+
+typedef enum
+{
+ gicigroupr_G0S = 0,
+ gicigroupr_G1NS = (1 << 0),
+ gicigroupr_G1S = (1 << 2)
+} GICIGROUPRBits_t;
+
+typedef enum
+{
+ gicrwaker_ProcessorSleep = (1 << 1),
+ gicrwaker_ChildrenAsleep = (1 << 2)
+} GICRWAKERBits_t;
+
+/**********************************************************************/
+
+/*
+ * Utility macros & functions
+ */
+#define RANGE_LIMIT(x) ((sizeof(x) / sizeof((x)[0])) - 1)
+
+static inline uint64_t gicv3PackAffinity(uint32_t aff3, uint32_t aff2,
+ uint32_t aff1, uint32_t aff0)
+{
+ /*
+ * only need to cast aff3 to get type promotion for all affinities
+ */
+ return ((((uint64_t)aff3 & 0xff) << 32) |
+ ((aff2 & 0xff) << 16) |
+ ((aff1 & 0xff) << 8) | aff0);
+}
+
+/**********************************************************************/
+
+/*
+ * GIC Distributor Function Prototypes
+ */
+
+/*
+ * ConfigGICD - configure GIC Distributor prior to enabling it
+ *
+ * Inputs:
+ *
+ * control - control flags
+ *
+ * Returns:
+ *
+ *
+ *
+ * NOTE:
+ *
+ * ConfigGICD() will set an absolute flags value, whereas
+ * {En,Dis}ableGICD() will only {set,clear} the flag bits
+ * passed as a parameter
+ */
+void ConfigGICD(GICDCTLRFlags_t flags);
+
+/*
+ * EnableGICD - top-level enable for GIC Distributor
+ *
+ * Inputs:
+ *
+ * flags - new control flags to set
+ *
+ * Returns:
+ *
+ *
+ *
+ * NOTE:
+ *
+ * ConfigGICD() will set an absolute flags value, whereas
+ * {En,Dis}ableGICD() will only {set,clear} the flag bits
+ * passed as a parameter
+ */
+void EnableGICD(GICDCTLRFlags_t flags);
+
+/*
+ * DisableGICD - top-level disable for GIC Distributor
+ *
+ * Inputs
+ *
+ * flags - control flags to clear
+ *
+ * Returns
+ *
+ *
+ *
+ * NOTE:
+ *
+ * ConfigGICD() will set an absolute flags value, whereas
+ * {En,Dis}ableGICD() will only {set,clear} the flag bits
+ * passed as a parameter
+ */
+void DisableGICD(GICDCTLRFlags_t flags);
+
+/*
+ * SyncAREinGICD - synchronise GICD Address Routing Enable bits
+ *
+ * Inputs
+ *
+ * flags - absolute flag bits to set in GIC Distributor
+ *
+ * dosync - flag whether to wait for ARE bits to match passed
+ * flag field (dosync = true), or whether to set absolute
+ * flag bits (dosync = false)
+ *
+ * Returns
+ *
+ *
+ *
+ * NOTE:
+ *
+ * This function is used to resolve a race in an MP system whereby secondary
+ * CPUs cannot reliably program all Redistributor registers until the
+ * primary CPU has enabled Address Routing. The primary CPU will call this
+ * function with dosync = false, while the secondaries will call it with
+ * dosync = true.
+ */
+void SyncAREinGICD(GICDCTLRFlags_t flags, uint32_t dosync);
+
+/*
+ * EnableSPI - enable a specific shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - which interrupt to enable
+ *
+ * Returns:
+ *
+ *
+ */
+void EnableSPI(uint32_t id);
+
+/*
+ * DisableSPI - disable a specific shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - which interrupt to disable
+ *
+ * Returns:
+ *
+ *
+ */
+void DisableSPI(uint32_t id);
+
+/*
+ * SetSPIPriority - configure the priority for a shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * priority - 8-bit priority to program (see note below)
+ *
+ * Returns:
+ *
+ *
+ *
+ * Note:
+ *
+ * The GICv3 architecture makes this function sensitive to the Security
+ * context in terms of what effect it has on the programmed priority: no
+ * attempt is made to adjust for the reduced priority range available
+ * when making Non-Secure accesses to the GIC
+ */
+void SetSPIPriority(uint32_t id, uint32_t priority);
+
+/*
+ * GetSPIPriority - determine the priority for a shared peripheral interrupt
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * Returns:
+ *
+ * interrupt priority in the range 0 - 0xff
+ */
+uint32_t GetSPIPriority(uint32_t id);
+
+/*
+ * SetSPIRoute - specify interrupt routing when gicdctlr_ARE is enabled
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * affinity - prepacked "dotted quad" affinity routing. NOTE: use the
+ * gicv3PackAffinity() helper routine to generate this input
+ *
+ * mode - select routing mode (specific affinity, or any recipient)
+ *
+ * Returns:
+ *
+ *
+ */
+void SetSPIRoute(uint32_t id, uint64_t affinity, GICDIROUTERBits_t mode);
+
+/*
+ * GetSPIRoute - read ARE-enabled interrupt routing information
+ *
+ * Inputs:
+ *
+ * id - interrupt identifier
+ *
+ * Returns:
+ *
+ * routing configuration
+ */
+uint64_t GetSPIRoute(uint32_t id);
+
+/*
+ * SetSPITarget - configure the set of processor targets for an interrupt
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * target - 8-bit target bitmap
+ *
+ * Returns
+ *
+ *
+ */
+void SetSPITarget(uint32_t id, uint32_t target);
+
+/*
+ * GetSPITarget - read the set of processor targets for an interrupt
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ * 8-bit target bitmap
+ */
+uint32_t GetSPITarget(uint32_t id);
+
+/*
+ * ConfigureSPI - setup an interrupt as edge- or level-triggered
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * config - desired configuration
+ *
+ * Returns
+ *
+ *
+ */
+void ConfigureSPI(uint32_t id, GICDICFGRBits_t config);
+
+/*
+ * SetSPIPending - mark an interrupt as pending
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void SetSPIPending(uint32_t id);
+
+/*
+ * ClearSPIPending - mark an interrupt as not pending
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void ClearSPIPending(uint32_t id);
+
+/*
+ * GetSPIPending - query whether an interrupt is pending
+ *
+ * Inputs
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ * pending status
+ */
+uint32_t GetSPIPending(uint32_t id);
+
+/*
+ * SetSPISecurity - mark a shared peripheral interrupt as
+ * security
+ *
+ * Inputs
+ *
+ * id - which interrupt to mark
+ *
+ * group - the group for the interrupt
+ *
+ * Returns
+ *
+ *
+ */
+void SetSPISecurity(uint32_t id, GICIGROUPRBits_t group);
+
+/*
+ * SetSPISecurityBlock - mark a block of 32 shared peripheral
+ * interrupts as security
+ *
+ * Inputs:
+ *
+ * block - which block to mark (e.g. 1 = Ints 32-63)
+ *
+ * group - the group for the interrupts
+ *
+ * Returns:
+ *
+ *
+ */
+void SetSPISecurityBlock(uint32_t block, GICIGROUPRBits_t group);
+
+/*
+ * SetSPISecurityAll - mark all shared peripheral interrupts
+ * as security
+ *
+ * Inputs:
+ *
+ * group - the group for the interrupts
+ *
+ * Returns:
+ *
+ *
+ */
+void SetSPISecurityAll(GICIGROUPRBits_t group);
+
+/**********************************************************************/
+
+/*
+ * GIC Re-Distributor Function Prototypes
+ *
+ * The model for calling Redistributor functions is that, rather than
+ * identifying the target redistributor with every function call, the
+ * SelectRedistributor() function is used to identify which redistributor
+ * is to be used for all functions until a different redistributor is
+ * explicitly selected
+ */
+
+/*
+ * WakeupGICR - wake up a Redistributor
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to wakeup
+ *
+ * Returns:
+ *
+ *
+ */
+void WakeupGICR(uint32_t gicr);
+
+/*
+ * EnablePrivateInt - enable a private (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - which interrupt to enable
+ *
+ * Returns:
+ *
+ *
+ */
+void EnablePrivateInt(uint32_t gicr, uint32_t id);
+
+/*
+ * DisablePrivateInt - disable a private (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - which interrupt to disable
+ *
+ * Returns:
+ *
+ *
+ */
+void DisablePrivateInt(uint32_t gicr, uint32_t id);
+
+/*
+ * SetPrivateIntPriority - configure the priority for a private
+ * (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * priority - 8-bit priority to program (see note below)
+ *
+ * Returns:
+ *
+ *
+ *
+ * Note:
+ *
+ * The GICv3 architecture makes this function sensitive to the Security
+ * context in terms of what effect it has on the programmed priority: no
+ * attempt is made to adjust for the reduced priority range available
+ * when making Non-Secure accesses to the GIC
+ */
+void SetPrivateIntPriority(uint32_t gicr, uint32_t id, uint32_t priority);
+
+/*
+ * GetPrivateIntPriority - configure the priority for a private
+ * (SGI/PPI) interrupt
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns:
+ *
+ * Int priority
+ */
+uint32_t GetPrivateIntPriority(uint32_t gicr, uint32_t id);
+
+/*
+ * SetPrivateIntPending - mark a private (SGI/PPI) interrupt as pending
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void SetPrivateIntPending(uint32_t gicr, uint32_t id);
+
+/*
+ * ClearPrivateIntPending - mark a private (SGI/PPI) interrupt as not pending
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ *
+ */
+void ClearPrivateIntPending(uint32_t gicr, uint32_t id);
+
+/*
+ * GetPrivateIntPending - query whether a private (SGI/PPI) interrupt is pending
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - interrupt identifier
+ *
+ * Returns
+ *
+ * pending status
+ */
+uint32_t GetPrivateIntPending(uint32_t gicr, uint32_t id);
+
+/*
+ * SetPrivateIntSecurity - mark a private (SGI/PPI) interrupt as
+ * security
+ *
+ * Inputs
+ *
+ * gicr - which Redistributor to program
+ *
+ * id - which interrupt to mark
+ *
+ * group - the group for the interrupt
+ *
+ * Returns
+ *
+ *
+ */
+void SetPrivateIntSecurity(uint32_t gicr, uint32_t id, GICIGROUPRBits_t group);
+
+/*
+ * SetPrivateIntSecurityBlock - mark all 32 private (SGI/PPI)
+ * interrupts as security
+ *
+ * Inputs:
+ *
+ * gicr - which Redistributor to program
+ *
+ * group - the group for the interrupt
+ *
+ * Returns:
+ *
+ *
+ */
+void SetPrivateIntSecurityBlock(uint32_t gicr, GICIGROUPRBits_t group);
+
+#endif /* ndef GICV3_h */
+
+/* EOF GICv3.h */
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_aliases.h b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_aliases.h
new file mode 100644
index 00000000..826ba973
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_aliases.h
@@ -0,0 +1,113 @@
+//
+// Aliases for GICv3 registers
+//
+// Copyright (c) 2016-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef GICV3_ALIASES_H
+#define GICV3_ALIASES_H
+
+#ifndef __clang__
+
+/*
+ * Mapping of MSR and MRS to physical and virtual CPU interface registers
+ *
+ * Arm Generic Interrupt Controller Architecture Specification
+ * GIC architecture version 3.0 and version 4.0
+ * Table 8-5
+ */
+#define ICC_AP0R0_EL1 S3_0_C12_C8_4
+#define ICC_AP0R1_EL1 S3_0_C12_C8_5
+#define ICC_AP0R2_EL1 S3_0_C12_C8_6
+#define ICC_AP0R3_EL1 S3_0_C12_C8_7
+
+#define ICC_AP1R0_EL1 S3_0_C12_C9_0
+#define ICC_AP1R1_EL1 S3_0_C12_C9_1
+#define ICC_AP1R2_EL1 S3_0_C12_C9_2
+#define ICC_AP1R3_EL1 S3_0_C12_C9_3
+
+#define ICC_ASGI1R_EL1 S3_0_C12_C11_6
+
+#define ICC_BPR0_EL1 S3_0_C12_C8_3
+#define ICC_BPR1_EL1 S3_0_C12_C12_3
+
+#define ICC_CTLR_EL1 S3_0_C12_C12_4
+#define ICC_CTLR_EL3 S3_6_C12_C12_4
+
+#define ICC_DIR_EL1 S3_0_C12_C11_1
+
+#define ICC_EOIR0_EL1 S3_0_C12_C8_1
+#define ICC_EOIR1_EL1 S3_0_C12_C12_1
+
+#define ICC_HPPIR0_EL1 S3_0_C12_C8_2
+#define ICC_HPPIR1_EL1 S3_0_C12_C12_2
+
+#define ICC_IAR0_EL1 S3_0_C12_C8_0
+#define ICC_IAR1_EL1 S3_0_C12_C12_0
+
+#define ICC_IGRPEN0_EL1 S3_0_C12_C12_6
+#define ICC_IGRPEN1_EL1 S3_0_C12_C12_7
+#define ICC_IGRPEN1_EL3 S3_6_C12_C12_7
+
+#define ICC_PMR_EL1 S3_0_C4_C6_0
+#define ICC_RPR_EL1 S3_0_C12_C11_3
+
+#define ICC_SGI0R_EL1 S3_0_C12_C11_7
+#define ICC_SGI1R_EL1 S3_0_C12_C11_5
+
+#define ICC_SRE_EL1 S3_0_C12_C12_5
+#define ICC_SRE_EL2 S3_4_C12_C9_5
+#define ICC_SRE_EL3 S3_6_C12_C12_5
+
+/*
+ * Mapping of MSR and MRS to virtual interface control registers
+ *
+ * Arm Generic Interrupt Controller Architecture Specification
+ * GIC architecture version 3.0 and version 4.0
+ * Table 8-6
+ */
+#define ICH_AP0R0_EL2 S3_4_C12_C8_0
+#define ICH_AP0R1_EL2 S3_4_C12_C8_1
+#define ICH_AP0R2_EL2 S3_4_C12_C8_2
+#define ICH_AP0R3_EL2 S3_4_C12_C8_3
+
+#define ICH_AP1R0_EL2 S3_4_C12_C9_0
+#define ICH_AP1R1_EL2 S3_4_C12_C9_1
+#define ICH_AP1R2_EL2 S3_4_C12_C9_2
+#define ICH_AP1R3_EL2 S3_4_C12_C9_3
+
+#define ICH_HCR_EL2 S3_4_C12_C11_0
+
+#define ICH_VTR_EL2 S3_4_C12_C11_1
+
+#define ICH_MISR_EL2 S3_4_C12_C11_2
+
+#define ICH_EISR_EL2 S3_4_C12_C11_3
+
+#define ICH_ELRSR_EL2 S3_4_C12_C11_5
+
+#define ICH_VMCR_EL2 S3_4_C12_C11_7
+
+#define ICH_LR0_EL2 S3_4_C12_C12_0
+#define ICH_LR1_EL2 S3_4_C12_C12_1
+#define ICH_LR2_EL2 S3_4_C12_C12_2
+#define ICH_LR3_EL2 S3_4_C12_C12_3
+#define ICH_LR4_EL2 S3_4_C12_C12_4
+#define ICH_LR5_EL2 S3_4_C12_C12_5
+#define ICH_LR6_EL2 S3_4_C12_C12_6
+#define ICH_LR7_EL2 S3_4_C12_C12_7
+#define ICH_LR8_EL2 S3_4_C12_C13_0
+#define ICH_LR9_EL2 S3_4_C12_C13_1
+#define ICH_LR10_EL2 S3_4_C12_C13_2
+#define ICH_LR11_EL2 S3_4_C12_C13_3
+#define ICH_LR12_EL2 S3_4_C12_C13_4
+#define ICH_LR13_EL2 S3_4_C12_C13_5
+#define ICH_LR14_EL2 S3_4_C12_C13_6
+#define ICH_LR15_EL2 S3_4_C12_C13_7
+
+#endif /* not __clang__ */
+
+#endif /* GICV3_ALIASES */
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_gicc.h b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_gicc.h
new file mode 100644
index 00000000..998d92b5
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_gicc.h
@@ -0,0 +1,254 @@
+/*
+ * GICv3_gicc.h - prototypes and inline functions for GICC system register operations
+ *
+ * Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#ifndef GICV3_gicc_h
+#define GICV3_gicc_h
+
+#include "GICv3_aliases.h"
+
+#define stringify_no_expansion(x) #x
+#define stringify(x) stringify_no_expansion(x)
+
+/**********************************************************************/
+
+typedef enum
+{
+ sreSRE = (1 << 0),
+ sreDFB = (1 << 1),
+ sreDIB = (1 << 2),
+ sreEnable = (1 << 3)
+} ICC_SREBits_t;
+
+static inline void setICC_SRE_EL1(ICC_SREBits_t mode)
+{
+ asm("msr "stringify(ICC_SRE_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_SRE_EL1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_SRE_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_SRE_EL2(ICC_SREBits_t mode)
+{
+ asm("msr "stringify(ICC_SRE_EL2)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_SRE_EL2(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_SRE_EL2)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_SRE_EL3(ICC_SREBits_t mode)
+{
+ asm("msr "stringify(ICC_SRE_EL3)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_SRE_EL3(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_SRE_EL3)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+/**********************************************************************/
+
+typedef enum
+{
+ igrpEnable = (1 << 0),
+ igrpEnableGrp1NS = (1 << 0),
+ igrpEnableGrp1S = (1 << 2)
+} ICC_IGRPBits_t;
+
+static inline void setICC_IGRPEN0_EL1(ICC_IGRPBits_t mode)
+{
+ asm("msr "stringify(ICC_IGRPEN0_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline void setICC_IGRPEN1_EL1(ICC_IGRPBits_t mode)
+{
+ asm("msr "stringify(ICC_IGRPEN1_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline void setICC_IGRPEN1_EL3(ICC_IGRPBits_t mode)
+{
+ asm("msr "stringify(ICC_IGRPEN1_EL3)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+/**********************************************************************/
+
+typedef enum
+{
+ ctlrCBPR = (1 << 0),
+ ctlrCBPR_EL1S = (1 << 0),
+ ctlrEOImode = (1 << 1),
+ ctlrCBPR_EL1NS = (1 << 1),
+ ctlrEOImode_EL3 = (1 << 2),
+ ctlrEOImode_EL1S = (1 << 3),
+ ctlrEOImode_EL1NS = (1 << 4),
+ ctlrRM = (1 << 5),
+ ctlrPMHE = (1 << 6)
+} ICC_CTLRBits_t;
+
+static inline void setICC_CTLR_EL1(ICC_CTLRBits_t mode)
+{
+ asm("msr "stringify(ICC_CTLR_EL1)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_CTLR_EL1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_CTLR_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_CTLR_EL3(ICC_CTLRBits_t mode)
+{
+ asm("msr "stringify(ICC_CTLR_EL3)", %0\n; isb" :: "r" ((uint64_t)mode));
+}
+
+static inline uint64_t getICC_CTLR_EL3(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_CTLR_EL3)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+/**********************************************************************/
+
+static inline uint64_t getICC_IAR0(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_IAR0_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline uint64_t getICC_IAR1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_IAR1_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline void setICC_EOIR0(uint32_t interrupt)
+{
+ asm("msr "stringify(ICC_EOIR0_EL1)", %0\n; isb" :: "r" ((uint64_t)interrupt));
+}
+
+static inline void setICC_EOIR1(uint32_t interrupt)
+{
+ asm("msr "stringify(ICC_EOIR1_EL1)", %0\n; isb" :: "r" ((uint64_t)interrupt));
+}
+
+static inline void setICC_DIR(uint32_t interrupt)
+{
+ asm("msr "stringify(ICC_DIR_EL1)", %0\n; isb" :: "r" ((uint64_t)interrupt));
+}
+
+static inline void setICC_PMR(uint32_t priority)
+{
+ asm("msr "stringify(ICC_PMR_EL1)", %0\n; isb" :: "r" ((uint64_t)priority));
+}
+
+static inline void setICC_BPR0(uint32_t binarypoint)
+{
+ asm("msr "stringify(ICC_BPR0_EL1)", %0\n; isb" :: "r" ((uint64_t)binarypoint));
+}
+
+static inline void setICC_BPR1(uint32_t binarypoint)
+{
+ asm("msr "stringify(ICC_BPR1_EL1)", %0\n; isb" :: "r" ((uint64_t)binarypoint));
+}
+
+static inline uint64_t getICC_BPR0(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_BPR0_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline uint64_t getICC_BPR1(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_BPR1_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+static inline uint64_t getICC_RPR(void)
+{
+ uint64_t retc;
+
+ asm("mrs %0, "stringify(ICC_RPR_EL1)"\n" : "=r" (retc));
+
+ return retc;
+}
+
+/**********************************************************************/
+
+typedef enum
+{
+ sgirIRMTarget = 0,
+ sgirIRMAll = (1ull << 40)
+} ICC_SGIRBits_t;
+
+static inline void setICC_SGI0R(uint8_t aff3, uint8_t aff2,
+ uint8_t aff1, ICC_SGIRBits_t irm,
+ uint16_t targetlist, uint8_t intid)
+{
+ uint64_t packedbits = (((uint64_t)aff3 << 48) | ((uint64_t)aff2 << 32) | \
+ ((uint64_t)aff1 << 16) | irm | targetlist | \
+ ((uint64_t)(intid & 0x0f) << 24));
+
+ asm("msr "stringify(ICC_SGI0R_EL1)", %0\n; isb" :: "r" (packedbits));
+}
+
+static inline void setICC_SGI1R(uint8_t aff3, uint8_t aff2,
+ uint8_t aff1, ICC_SGIRBits_t irm,
+ uint16_t targetlist, uint8_t intid)
+{
+ uint64_t packedbits = (((uint64_t)aff3 << 48) | ((uint64_t)aff2 << 32) | \
+ ((uint64_t)aff1 << 16) | irm | targetlist | \
+ ((uint64_t)(intid & 0x0f) << 24));
+
+ asm("msr "stringify(ICC_SGI1R_EL1)", %0\n; isb" :: "r" (packedbits));
+}
+
+static inline void setICC_ASGI1R(uint8_t aff3, uint8_t aff2,
+ uint8_t aff1, ICC_SGIRBits_t irm,
+ uint16_t targetlist, uint8_t intid)
+{
+ uint64_t packedbits = (((uint64_t)aff3 << 48) | ((uint64_t)aff2 << 32) | \
+ ((uint64_t)aff1 << 16) | irm | targetlist | \
+ ((uint64_t)(intid & 0x0f) << 24));
+
+ asm("msr "stringify(ICC_ASGI1R_EL1)", %0\n; isb" :: "r" (packedbits));
+}
+
+#endif /* ndef GICV3_gicc_h */
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_gicd.c b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_gicd.c
new file mode 100644
index 00000000..464ecced
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_gicd.c
@@ -0,0 +1,339 @@
+/*
+ * GICv3_gicd.c - generic driver code for GICv3 distributor
+ *
+ * Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#include
+
+#include "GICv3.h"
+
+typedef struct
+{
+ volatile uint32_t GICD_CTLR; // +0x0000
+ const volatile uint32_t GICD_TYPER; // +0x0004
+ const volatile uint32_t GICD_IIDR; // +0x0008
+
+ const volatile uint32_t padding0; // +0x000c
+
+ volatile uint32_t GICD_STATUSR; // +0x0010
+
+ const volatile uint32_t padding1[3]; // +0x0014
+
+ volatile uint32_t IMP_DEF[8]; // +0x0020
+
+ volatile uint32_t GICD_SETSPI_NSR; // +0x0040
+ const volatile uint32_t padding2; // +0x0044
+ volatile uint32_t GICD_CLRSPI_NSR; // +0x0048
+ const volatile uint32_t padding3; // +0x004c
+ volatile uint32_t GICD_SETSPI_SR; // +0x0050
+ const volatile uint32_t padding4; // +0x0054
+ volatile uint32_t GICD_CLRSPI_SR; // +0x0058
+
+ const volatile uint32_t padding5[3]; // +0x005c
+
+ volatile uint32_t GICD_SEIR; // +0x0068
+
+ const volatile uint32_t padding6[5]; // +0x006c
+
+ volatile uint32_t GICD_IGROUPR[32]; // +0x0080
+
+ volatile uint32_t GICD_ISENABLER[32]; // +0x0100
+ volatile uint32_t GICD_ICENABLER[32]; // +0x0180
+ volatile uint32_t GICD_ISPENDR[32]; // +0x0200
+ volatile uint32_t GICD_ICPENDR[32]; // +0x0280
+ volatile uint32_t GICD_ISACTIVER[32]; // +0x0300
+ volatile uint32_t GICD_ICACTIVER[32]; // +0x0380
+
+ volatile uint8_t GICD_IPRIORITYR[1024]; // +0x0400
+ volatile uint8_t GICD_ITARGETSR[1024]; // +0x0800
+ volatile uint32_t GICD_ICFGR[64]; // +0x0c00
+ volatile uint32_t GICD_IGRPMODR[32]; // +0x0d00
+ const volatile uint32_t padding7[32]; // +0x0d80
+ volatile uint32_t GICD_NSACR[64]; // +0x0e00
+
+ volatile uint32_t GICD_SGIR; // +0x0f00
+
+ const volatile uint32_t padding8[3]; // +0x0f04
+
+ volatile uint32_t GICD_CPENDSGIR[4]; // +0x0f10
+ volatile uint32_t GICD_SPENDSGIR[4]; // +0x0f20
+
+ const volatile uint32_t padding9[52]; // +0x0f30
+ const volatile uint32_t padding10[5120]; // +0x1000
+
+ volatile uint64_t GICD_IROUTER[1024]; // +0x6000
+} GICv3_distributor;
+
+/*
+ * use the scatter file to place GICD
+ */
+GICv3_distributor __attribute__((section(".gicd"))) gicd;
+
+void ConfigGICD(GICDCTLRFlags_t flags)
+{
+ gicd.GICD_CTLR = flags;
+}
+
+void EnableGICD(GICDCTLRFlags_t flags)
+{
+ gicd.GICD_CTLR |= flags;
+}
+
+void DisableGICD(GICDCTLRFlags_t flags)
+{
+ gicd.GICD_CTLR &= ~flags;
+}
+
+void SyncAREinGICD(GICDCTLRFlags_t flags, uint32_t dosync)
+{
+ if (dosync)
+ {
+ const uint32_t tmask = gicdctlr_ARE_S | gicdctlr_ARE_NS;
+ const uint32_t tval = flags & tmask;
+
+ while ((gicd.GICD_CTLR & tmask) != tval)
+ continue;
+ }
+ else
+ gicd.GICD_CTLR = flags;
+}
+
+void EnableSPI(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ISENABLER has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ISENABLER);
+ id &= 32 - 1;
+
+ gicd.GICD_ISENABLER[bank] = 1 << id;
+
+ return;
+}
+
+void DisableSPI(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ISENABLER has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ICENABLER);
+ id &= 32 - 1;
+
+ gicd.GICD_ICENABLER[bank] = 1 << id;
+
+ return;
+}
+
+void SetSPIPriority(uint32_t id, uint32_t priority)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IPRIORITYR);
+
+ gicd.GICD_IPRIORITYR[bank] = priority;
+}
+
+uint32_t GetSPIPriority(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IPRIORITYR);
+
+ return (uint32_t)(gicd.GICD_IPRIORITYR[bank]);
+}
+
+void SetSPIRoute(uint32_t id, uint64_t affinity, GICDIROUTERBits_t mode)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IROUTER has one doubleword-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IROUTER);
+
+ gicd.GICD_IROUTER[bank] = affinity | (uint64_t)mode;
+}
+
+uint64_t GetSPIRoute(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_IROUTER has one doubleword-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_IROUTER);
+
+ return gicd.GICD_IROUTER[bank];
+}
+
+void SetSPITarget(uint32_t id, uint32_t target)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ITARGETSR has one byte-wide entry per interrupt
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_ITARGETSR);
+
+ gicd.GICD_ITARGETSR[bank] = target;
+}
+
+uint32_t GetSPITarget(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ITARGETSR has one byte-wide entry per interrupt
+ */
+ /*
+ * GICD_ITARGETSR has 4 interrupts per register, i.e. 8-bits of
+ * target bitmap per register
+ */
+ bank = id & RANGE_LIMIT(gicd.GICD_ITARGETSR);
+
+ return (uint32_t)(gicd.GICD_ITARGETSR[bank]);
+}
+
+void ConfigureSPI(uint32_t id, GICDICFGRBits_t config)
+{
+ uint32_t bank, tmp;
+
+ /*
+ * GICD_ICFGR has 16 interrupts per register, i.e. 2-bits of
+ * configuration per register
+ */
+ bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR);
+ config &= 3;
+
+ id = (id & 0xf) << 1;
+
+ tmp = gicd.GICD_ICFGR[bank];
+ tmp &= ~(3 << id);
+ tmp |= config << id;
+ gicd.GICD_ICFGR[bank] = tmp;
+}
+
+void SetSPIPending(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ISPENDR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ISPENDR);
+ id &= 0x1f;
+
+ gicd.GICD_ISPENDR[bank] = 1 << id;
+}
+
+void ClearSPIPending(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ICPENDR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ICPENDR);
+ id &= 0x1f;
+
+ gicd.GICD_ICPENDR[bank] = 1 << id;
+}
+
+uint32_t GetSPIPending(uint32_t id)
+{
+ uint32_t bank;
+
+ /*
+ * GICD_ICPENDR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_ICPENDR);
+ id &= 0x1f;
+
+ return (gicd.GICD_ICPENDR[bank] >> id) & 1;
+}
+
+void SetSPISecurity(uint32_t id, GICIGROUPRBits_t group)
+{
+ uint32_t bank, groupmod;
+
+ /*
+ * GICD_IGROUPR has 32 interrupts per register
+ */
+ bank = (id >> 5) & RANGE_LIMIT(gicd.GICD_IGROUPR);
+ id &= 0x1f;
+
+ /*
+ * the single group argument is split into two separate
+ * registers, so filter out and remove the (new to gicv3)
+ * group modifier bit
+ */
+ groupmod = (group >> 1) & 1;
+ group &= 1;
+
+ /*
+ * either set or clear the Group bit for the interrupt as appropriate
+ */
+ if (group)
+ gicd.GICD_IGROUPR[bank] |= 1 << id;
+ else
+ gicd.GICD_IGROUPR[bank] &= ~(1 << id);
+
+ /*
+ * now deal with groupmod
+ */
+ if (groupmod)
+ gicd.GICD_IGRPMODR[bank] |= 1 << id;
+ else
+ gicd.GICD_IGRPMODR[bank] &= ~(1 << id);
+}
+
+void SetSPISecurityBlock(uint32_t block, GICIGROUPRBits_t group)
+{
+ uint32_t groupmod;
+ const uint32_t nbits = (sizeof group * 8) - 1;
+
+ /*
+ * GICD_IGROUPR has 32 interrupts per register
+ */
+ block &= RANGE_LIMIT(gicd.GICD_IGROUPR);
+
+ /*
+ * get each bit of group config duplicated over all 32-bits in a word
+ */
+ groupmod = (uint32_t)(((int32_t)group << (nbits - 1)) >> 31);
+ group = (uint32_t)(((int32_t)group << nbits) >> 31);
+
+ /*
+ * set the security state for this block of SPIs
+ */
+ gicd.GICD_IGROUPR[block] = group;
+ gicd.GICD_IGRPMODR[block] = groupmod;
+}
+
+void SetSPISecurityAll(GICIGROUPRBits_t group)
+{
+ uint32_t block;
+
+ /*
+ * GICD_TYPER.ITLinesNumber gives (No. SPIS / 32) - 1, and we
+ * want to iterate over all blocks excluding 0 (which are the
+ * SGI/PPI interrupts, and not relevant here)
+ */
+ for (block = (gicd.GICD_TYPER & ((1 << 5) - 1)); block > 0; --block)
+ SetSPISecurityBlock(block, group);
+}
+
+/* EOF GICv3_gicd.c */
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_gicr.c b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_gicr.c
new file mode 100644
index 00000000..26b5af8a
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/GICv3_gicr.c
@@ -0,0 +1,308 @@
+/*
+ * GICv3_gicr.c - generic driver code for GICv3 redistributor
+ *
+ * Copyright (c) 2014-2019 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#include "GICv3.h"
+
+/*
+ * physical LPI Redistributor register map
+ */
+typedef struct
+{
+ volatile uint32_t GICR_CTLR; // +0x0000 - RW - Redistributor Control Register
+ const volatile uint32_t GICR_IIDR; // +0x0004 - RO - Implementer Identification Register
+ const volatile uint32_t GICR_TYPER[2]; // +0x0008 - RO - Redistributor Type Register
+ volatile uint32_t GICR_STATUSR; // +0x0010 - RW - Error Reporting Status Register, optional
+ volatile uint32_t GICR_WAKER; // +0x0014 - RW - Redistributor Wake Register
+ const volatile uint32_t padding1[2]; // +0x0018 - RESERVED
+#ifndef USE_GIC600
+ volatile uint32_t IMPDEF1[8]; // +0x0020 - ?? - IMPLEMENTATION DEFINED
+#else
+ volatile uint32_t GICR_FCTLR; // +0x0020 - RW - Function Control Register
+ volatile uint32_t GICR_PWRR; // +0x0024 - RW - Power Management Control Register
+ volatile uint32_t GICR_CLASS; // +0x0028 - RW - Class Register
+ const volatile uint32_t padding2[5]; // +0x002C - RESERVED
+#endif
+ volatile uint64_t GICR_SETLPIR; // +0x0040 - WO - Set LPI Pending Register
+ volatile uint64_t GICR_CLRLPIR; // +0x0048 - WO - Clear LPI Pending Register
+ const volatile uint32_t padding3[8]; // +0x0050 - RESERVED
+ volatile uint64_t GICR_PROPBASER; // +0x0070 - RW - Redistributor Properties Base Address Register
+ volatile uint64_t GICR_PENDBASER; // +0x0078 - RW - Redistributor LPI Pending Table Base Address Register
+ const volatile uint32_t padding4[8]; // +0x0080 - RESERVED
+ volatile uint64_t GICR_INVLPIR; // +0x00A0 - WO - Redistributor Invalidate LPI Register
+ const volatile uint32_t padding5[2]; // +0x00A8 - RESERVED
+ volatile uint64_t GICR_INVALLR; // +0x00B0 - WO - Redistributor Invalidate All Register
+ const volatile uint32_t padding6[2]; // +0x00B8 - RESERVED
+ volatile uint64_t GICR_SYNCR; // +0x00C0 - RO - Redistributor Synchronize Register
+ const volatile uint32_t padding7[2]; // +0x00C8 - RESERVED
+ const volatile uint32_t padding8[12]; // +0x00D0 - RESERVED
+ volatile uint64_t IMPDEF2; // +0x0100 - WO - IMPLEMENTATION DEFINED
+ const volatile uint32_t padding9[2]; // +0x0108 - RESERVED
+ volatile uint64_t IMPDEF3; // +0x0110 - WO - IMPLEMENTATION DEFINED
+ const volatile uint32_t padding10[2]; // +0x0118 - RESERVED
+} GICv3_redistributor_RD;
+
+/*
+ * SGI and PPI Redistributor register map
+ */
+typedef struct
+{
+ const volatile uint32_t padding1[32]; // +0x0000 - RESERVED
+ volatile uint32_t GICR_IGROUPR0; // +0x0080 - RW - Interrupt Group Registers (Security Registers in GICv1)
+ const volatile uint32_t padding2[31]; // +0x0084 - RESERVED
+ volatile uint32_t GICR_ISENABLER; // +0x0100 - RW - Interrupt Set-Enable Registers
+ const volatile uint32_t padding3[31]; // +0x0104 - RESERVED
+ volatile uint32_t GICR_ICENABLER; // +0x0180 - RW - Interrupt Clear-Enable Registers
+ const volatile uint32_t padding4[31]; // +0x0184 - RESERVED
+ volatile uint32_t GICR_ISPENDR; // +0x0200 - RW - Interrupt Set-Pending Registers
+ const volatile uint32_t padding5[31]; // +0x0204 - RESERVED
+ volatile uint32_t GICR_ICPENDR; // +0x0280 - RW - Interrupt Clear-Pending Registers
+ const volatile uint32_t padding6[31]; // +0x0284 - RESERVED
+ volatile uint32_t GICR_ISACTIVER; // +0x0300 - RW - Interrupt Set-Active Register
+ const volatile uint32_t padding7[31]; // +0x0304 - RESERVED
+ volatile uint32_t GICR_ICACTIVER; // +0x0380 - RW - Interrupt Clear-Active Register
+ const volatile uint32_t padding8[31]; // +0x0184 - RESERVED
+ volatile uint8_t GICR_IPRIORITYR[32]; // +0x0400 - RW - Interrupt Priority Registers
+ const volatile uint32_t padding9[504]; // +0x0420 - RESERVED
+ volatile uint32_t GICR_ICnoFGR[2]; // +0x0C00 - RW - Interrupt Configuration Registers
+ const volatile uint32_t padding10[62]; // +0x0C08 - RESERVED
+ volatile uint32_t GICR_IGRPMODR0; // +0x0D00 - RW - ????
+ const volatile uint32_t padding11[63]; // +0x0D04 - RESERVED
+ volatile uint32_t GICR_NSACR; // +0x0E00 - RW - Non-Secure Access Control Register
+} GICv3_redistributor_SGI;
+
+/*
+ * We have a multiplicity of GIC Redistributors; on the GIC-AEM and
+ * GIC-500 they are arranged as one 128KB region per redistributor: one
+ * 64KB page of GICR LPI registers, and one 64KB page of GICR Private
+ * Int registers
+ */
+typedef struct
+{
+ union
+ {
+ GICv3_redistributor_RD RD_base;
+ uint8_t padding[64 * 1024];
+ } RDblock;
+
+ union
+ {
+ GICv3_redistributor_SGI SGI_base;
+ uint8_t padding[64 * 1024];
+ } SGIblock;
+} GICv3_GICR;
+
+/*
+ * use the scatter file to place GIC Redistributor base address
+ *
+ * although this code doesn't know how many Redistributor banks
+ * a particular system will have, we declare gicrbase as an array
+ * to avoid unwanted compiler optimisations when calculating the
+ * base of a particular Redistributor bank
+ */
+static const GICv3_GICR gicrbase[2] __attribute__((section (".gicr")));
+
+/**********************************************************************/
+
+/*
+ * utility functions to calculate base of a particular
+ * Redistributor bank
+ */
+
+static inline GICv3_redistributor_RD *const getgicrRD(uint32_t gicr)
+{
+ GICv3_GICR *const arraybase = (GICv3_GICR *const)&gicrbase;
+
+ return &((arraybase + gicr)->RDblock.RD_base);
+}
+
+static inline GICv3_redistributor_SGI *const getgicrSGI(uint32_t gicr)
+{
+ GICv3_GICR *arraybase = (GICv3_GICR *)(&gicrbase);
+
+ return &(arraybase[gicr].SGIblock.SGI_base);
+}
+
+/**********************************************************************/
+
+// This function walks a block of RDs to find one with the matching affinity
+uint32_t GetGICR(uint32_t affinity)
+{
+ GICv3_redistributor_RD* gicr;
+ uint32_t index = 0;
+
+ do
+ {
+ gicr = getgicrRD(index);
+ if (gicr->GICR_TYPER[1] == affinity)
+ return index;
+
+ index++;
+ }
+ while((gicr->GICR_TYPER[0] & (1<<4)) == 0); // Keep looking until GICR_TYPER.Last reports no more RDs in block
+
+ return 0xFFFFFFFF; // return -1 to signal not RD found
+}
+
+void WakeupGICR(uint32_t gicr)
+{
+ GICv3_redistributor_RD *const gicrRD = getgicrRD(gicr);
+#ifdef USE_GIC600
+ //Power up Re-distributor for GIC-600
+ gicrRD->GICR_PWRR = 0x2;
+#endif
+
+ /*
+ * step 1 - ensure GICR_WAKER.ProcessorSleep is off
+ */
+ gicrRD->GICR_WAKER &= ~gicrwaker_ProcessorSleep;
+
+ /*
+ * step 2 - wait for children asleep to be cleared
+ */
+ while ((gicrRD->GICR_WAKER & gicrwaker_ChildrenAsleep) != 0)
+ continue;
+
+ /*
+ * OK, GICR is go
+ */
+ return;
+}
+
+void EnablePrivateInt(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ id &= 0x1f;
+
+ gicrSGI->GICR_ISENABLER = 1 << id;
+}
+
+void DisablePrivateInt(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ id &= 0x1f;
+
+ gicrSGI->GICR_ICENABLER = 1 << id;
+}
+
+void SetPrivateIntPriority(uint32_t gicr, uint32_t id, uint32_t priority)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ id &= RANGE_LIMIT(gicrSGI->GICR_IPRIORITYR);
+
+ gicrSGI->GICR_IPRIORITYR[id] = priority;
+}
+
+uint32_t GetPrivateIntPriority(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICD_IPRIORITYR has one byte-wide entry per interrupt
+ */
+ id &= RANGE_LIMIT(gicrSGI->GICR_IPRIORITYR);
+
+ return (uint32_t)(gicrSGI->GICR_IPRIORITYR[id]);
+}
+
+void SetPrivateIntPending(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICR_ISPENDR is one 32-bit register
+ */
+ id &= 0x1f;
+
+ gicrSGI->GICR_ISPENDR = 1 << id;
+}
+
+void ClearPrivateIntPending(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICR_ICPENDR is one 32-bit register
+ */
+ id &= 0x1f;
+
+ gicrSGI->GICR_ICPENDR = 1 << id;
+}
+
+uint32_t GetPrivateIntPending(uint32_t gicr, uint32_t id)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+
+ /*
+ * GICR_ISPENDR is one 32-bit register
+ */
+ id &= 0x1f;
+
+ return (gicrSGI->GICR_ISPENDR >> id) & 0x01;
+}
+
+void SetPrivateIntSecurity(uint32_t gicr, uint32_t id, GICIGROUPRBits_t group)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+ uint32_t groupmod;
+
+ /*
+ * GICR_IGROUPR0 is one 32-bit register
+ */
+ id &= 0x1f;
+
+ /*
+ * the single group argument is split into two separate
+ * registers, so filter out and remove the (new to gicv3)
+ * group modifier bit
+ */
+ groupmod = (group >> 1) & 1;
+ group &= 1;
+
+ /*
+ * either set or clear the Group bit for the interrupt as appropriate
+ */
+ if (group)
+ gicrSGI->GICR_IGROUPR0 |= 1 << id;
+ else
+ gicrSGI->GICR_IGROUPR0 &= ~(1 << id);
+
+ /*
+ * now deal with groupmod
+ */
+ if (groupmod)
+ gicrSGI->GICR_IGRPMODR0 |= 1 << id;
+ else
+ gicrSGI->GICR_IGRPMODR0 &= ~(1 << id);
+}
+
+void SetPrivateIntSecurityBlock(uint32_t gicr, GICIGROUPRBits_t group)
+{
+ GICv3_redistributor_SGI *const gicrSGI = getgicrSGI(gicr);
+ const uint32_t nbits = (sizeof group * 8) - 1;
+ uint32_t groupmod;
+
+ /*
+ * get each bit of group config duplicated over all 32-bits
+ */
+ groupmod = (uint32_t)(((int32_t)group << (nbits - 1)) >> 31);
+ group = (uint32_t)(((int32_t)group << nbits) >> 31);
+
+ /*
+ * set the security state for this block of SPIs
+ */
+ gicrSGI->GICR_IGROUPR0 = group;
+ gicrSGI->GICR_IGRPMODR0 = groupmod;
+}
+
+/* EOF GICv3_gicr.c */
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/MP_Mutexes.S b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/MP_Mutexes.S
new file mode 100644
index 00000000..c787c3f5
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/MP_Mutexes.S
@@ -0,0 +1,133 @@
+//
+// Armv8-A AArch64 - Basic Mutex Example
+// Includes the option (USE_LSE_ATOMIC) to use Large System Extension (LSE) atomics introduced in Armv8.1-A
+//
+// Copyright (c) 2012-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+
+ .text
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+
+ .global _mutex_initialize
+ .global _mutex_acquire
+ .global _mutex_release
+
+//
+// These routines implement the mutex management functions required for running
+// the Arm C library in a multi-threaded environment.
+//
+// They use a value of 0 to represent an unlocked mutex, and 1 for a locked mutex
+//
+// **********************************************************************
+//
+
+ .type _mutex_initialize, "function"
+ .cfi_startproc
+_mutex_initialize:
+
+ //
+ // mark the mutex as unlocked
+ //
+ mov w1, #0
+ str w1, [x0]
+
+ //
+ // we are running multi-threaded, so set a non-zero return
+ // value (function prototype says use 1)
+ //
+ mov w0, #1
+ ret
+ .cfi_endproc
+
+#if !defined(USE_LSE_ATOMIC)
+
+ .type _mutex_acquire, "function"
+ .cfi_startproc
+_mutex_acquire:
+
+ //
+ // send ourselves an event, so we don't stick on the wfe at the
+ // top of the loop
+ //
+ sevl
+
+ //
+ // wait until the mutex is available
+ //
+loop:
+ wfe
+ ldaxr w1, [x0]
+ cbnz w1, loop
+
+ //
+ // mutex is (at least, it was) available - try to claim it
+ //
+ mov w1, #1
+ stxr w2, w1, [x0]
+ cbnz w2, loop
+
+ //
+ // OK, we have the mutex, our work is done here
+ //
+ ret
+ .cfi_endproc
+
+
+ .type _mutex_release, "function"
+ .cfi_startproc
+_mutex_release:
+
+ mov w1, #0
+ stlr w1, [x0]
+ ret
+ .cfi_endproc
+
+#else // LSE version
+
+ .type _mutex_acquire, "function"
+ .cfi_startproc
+_mutex_acquire:
+ // This uses a "ticket lock". The lock is stored as a 32-bit value:
+ // - the upper 16-bits record the thread's ticket number ("take a ticket")
+ // - the lower 16-bits record the ticket being served ("now serving")
+
+ // atomically load then increment the thread's ticket number ("take a ticket")
+ mov w3, #(1 << 16)
+ ldadda w3, w1, [x0]
+
+ // is the ticket now being served?
+ eor w2, w1, w1, ror #16
+ cbz w2, loop_exit
+
+ // no, so wait for the ticket to be served
+
+ // send a local event to avoid missing an unlock before the exclusive load
+ sevl
+
+loop:
+ wfe
+ ldaxrh w3, [x0]
+ eor w2, w3, w1, lsr #16
+ cbnz w2, loop
+
+ //
+ // OK, we have the mutex, our work is done here
+ //
+loop_exit:
+ ret
+ .cfi_endproc
+
+
+ .type _mutex_release, "function"
+ .cfi_startproc
+_mutex_release:
+ mov w1, #1
+ staddlh w1, [x0]
+ ret
+ .cfi_endproc
+#endif
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/MP_Mutexes.h b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/MP_Mutexes.h
new file mode 100644
index 00000000..ec1a1d28
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/MP_Mutexes.h
@@ -0,0 +1,66 @@
+/*
+ * Armv8-A AArch64 - Basic Mutex Example
+ *
+ * Copyright (c) 2012-2014 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+#ifndef MP_MUTEX_H
+#define MP_MUTEX_H
+
+/*
+ * The Arm C library calls-out to these functions to manage multithreading.
+ * They can also be called by user application code.
+ *
+ * Mutex type is specified by the Arm C library
+ *
+ * Declare function prototypes for libc mutex routines
+ */
+typedef signed int *mutex;
+
+/*
+ * int _mutex_initialize(mutex *m)
+ *
+ * Inputs
+ * mutex *m - pointer to the 32-bit word associated with the mutex
+ *
+ * Returns
+ * 0 - application is non-threaded
+ * 1 - application is threaded
+ * The C library uses the return result to indicate whether it is being used in a multithreaded environment.
+ */
+int _mutex_initialize(mutex *m);
+
+/*
+ * void _mutex_acquire(mutex *m)
+ *
+ * Inputs
+ * mutex *m - pointer to the 32-bit word associated with the mutex
+ *
+ * Returns
+ *
+ *
+ * Side Effects
+ * Routine does not return until the mutex has been claimed. A load-acquire
+ * is used to guarantee that the mutex claim is properly ordered with
+ * respect to any accesses to the resource protected by the mutex
+ */
+void _mutex_acquire(mutex *m);
+
+/*
+ * void _mutex_release(mutex *m)
+ *
+ * Inputs
+ * mutex *m - pointer to the 32-bit word associated with the mutex
+ *
+ * Returns
+ *
+ *
+ * Side Effects
+ * A store-release is used to guarantee that the mutex release is properly
+ * ordered with respect any accesses to the resource protected by the mutex
+ */
+void _mutex_release(mutex *m);
+
+#endif
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/PPM_AEM.h b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/PPM_AEM.h
new file mode 100644
index 00000000..f7501eeb
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/PPM_AEM.h
@@ -0,0 +1,66 @@
+//
+// Private Peripheral Map for the v8 Architecture Envelope Model
+//
+// Copyright (c) 2012-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef PPM_AEM_H
+#define PPM_AEM_H
+
+//
+// Distributor layout
+//
+#define GICD_CTLR 0x0000
+#define GICD_TYPER 0x0004
+#define GICD_IIDR 0x0008
+#define GICD_IGROUP 0x0080
+#define GICD_ISENABLE 0x0100
+#define GICD_ICENABLE 0x0180
+#define GICD_ISPEND 0x0200
+#define GICD_ICPEND 0x0280
+#define GICD_ISACTIVE 0x0300
+#define GICD_ICACTIVE 0x0380
+#define GICD_IPRIORITY 0x0400
+#define GICD_ITARGETS 0x0800
+#define GICD_ICFG 0x0c00
+#define GICD_PPISR 0x0d00
+#define GICD_SPISR 0x0d04
+#define GICD_SGIR 0x0f00
+#define GICD_CPENDSGI 0x0f10
+#define GICD_SPENDSGI 0x0f20
+#define GICD_PIDR4 0x0fd0
+#define GICD_PIDR5 0x0fd4
+#define GICD_PIDR6 0x0fd8
+#define GICD_PIDR7 0x0fdc
+#define GICD_PIDR0 0x0fe0
+#define GICD_PIDR1 0x0fe4
+#define GICD_PIDR2 0x0fe8
+#define GICD_PIDR3 0x0fec
+#define GICD_CIDR0 0x0ff0
+#define GICD_CIDR1 0x0ff4
+#define GICD_CIDR2 0x0ff8
+#define GICD_CIDR3 0x0ffc
+
+//
+// CPU Interface layout
+//
+#define GICC_CTLR 0x0000
+#define GICC_PMR 0x0004
+#define GICC_BPR 0x0008
+#define GICC_IAR 0x000c
+#define GICC_EOIR 0x0010
+#define GICC_RPR 0x0014
+#define GICC_HPPIR 0x0018
+#define GICC_ABPR 0x001c
+#define GICC_AIAR 0x0020
+#define GICC_AEOIR 0x0024
+#define GICC_AHPPIR 0x0028
+#define GICC_APR0 0x00d0
+#define GICC_NSAPR0 0x00e0
+#define GICC_IIDR 0x00fc
+#define GICC_DIR 0x1000
+
+#endif // PPM_AEM_H
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sample_threadx.launch b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sample_threadx.launch
new file mode 100644
index 00000000..d583631e
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sample_threadx.launch
@@ -0,0 +1,445 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sample_threadx.ld b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sample_threadx.ld
new file mode 100644
index 00000000..e9b12a82
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sample_threadx.ld
@@ -0,0 +1,245 @@
+/* Linker script to place sections and symbol values.
+ * It references following symbols, which must be defined in code:
+ * start64 : Entry point
+ *
+ * It defines following symbols, which code can use without definition:
+ * __cs3_peripherals
+ * __code_start
+ * __exidx_start
+ * __exidx_end
+ * __data_start
+ * __preinit_array_start
+ * __preinit_array_end
+ * __init_array_start
+ * __init_array_end
+ * __fini_array_start
+ * __fini_array_end
+ * __bss_start__
+ * __bss_end__
+ * __end__
+ * __stack
+ * __el3_stack
+ * __ttb0_l1
+ * __ttb0_l2_ram
+ * __ttb0_l2_private
+ * __ttb0_l2_periph
+ * __top_of_ram
+ */
+
+ENTRY(start64)
+
+SECTIONS
+{
+ /*
+ * CS3 Peripherals is a 64MB region from 0x1c000000
+ * that includes the following:
+ * System Registers at 0x1C010000
+ * UART0 (PL011) at 0x1C090000
+ * Color LCD Controller (PL111) at 0x1C1F0000
+ * plus a number of others.
+ * CS3_PERIPHERALS is used by the startup code for page-table generation
+ * This region is not truly empty, but we have no
+ * predefined objects that live within it
+ */
+ __cs3_peripherals = 0x1c000000;
+
+ /*
+ * GICv3 distributor
+ */
+ .gicd 0x2f000000 (NOLOAD):
+ {
+ *(.gicd)
+ }
+
+ /*
+ * GICv3 redistributors
+ * 128KB for each redistributor in the system
+ */
+ .gicr 0x2f100000 (NOLOAD):
+ {
+ *(.gicr)
+ }
+
+ .vectors 0x80000000:
+ {
+ __code_start = .;
+ KEEP(*(StartUp))
+ KEEP(*(EL1VECTORS EL2VECTORS EL3VECTORS))
+ }
+
+ .init :
+ {
+ KEEP (*(SORT_NONE(.init)))
+ }
+
+ .text :
+ {
+ *(.text*)
+ }
+
+ .fini :
+ {
+ KEEP (*(SORT_NONE(.fini)))
+ }
+
+ .rodata :
+ {
+ *(.rodata .rodata.* .gnu.linkonce.r.*)
+ }
+
+ .eh_frame :
+ {
+ KEEP (*(.eh_frame))
+ }
+
+ .ARM.extab :
+ {
+ *(.ARM.extab* .gnu.linkonce.armextab.*)
+ }
+
+ .ARM.exidx :
+ {
+ __exidx_start = .;
+ *(.ARM.exidx* .gnu.linkonce.armexidx.*)
+ __exidx_end = .;
+ }
+
+ .preinit_array :
+ {
+ PROVIDE_HIDDEN (__preinit_array_start = .);
+ KEEP (*(.preinit_array))
+ PROVIDE_HIDDEN (__preinit_array_end = .);
+ }
+
+ .init_array :
+ {
+ PROVIDE_HIDDEN (__init_array_start = .);
+ KEEP (*(SORT(.init_array.*)))
+ KEEP (*(.init_array ))
+ PROVIDE_HIDDEN (__init_array_end = .);
+ }
+
+ .fini_array :
+ {
+ PROVIDE_HIDDEN (__fini_array_start = .);
+ KEEP (*(SORT(.fini_array.*)))
+ KEEP (*(.fini_array ))
+ PROVIDE_HIDDEN (__fini_array_end = .);
+ }
+
+ .ctors :
+ {
+ /* gcc uses crtbegin.o to find the start of
+ the constructors, so we make sure it is
+ first. Because this is a wildcard, it
+ doesn't matter if the user does not
+ actually link against crtbegin.o; the
+ linker won't look for a file to match a
+ wildcard. The wildcard also means that it
+ doesn't matter which directory crtbegin.o
+ is in. */
+ KEEP (*crtbegin.o(.ctors))
+ KEEP (*crtbegin?.o(.ctors))
+ /* We don't want to include the .ctor section from
+ the crtend.o file until after the sorted ctors.
+ The .ctor section from the crtend file contains the
+ end of ctors marker and it must be last */
+ KEEP (*(EXCLUDE_FILE (*crtend.o *crtend?.o ) .ctors))
+ KEEP (*(SORT(.ctors.*)))
+ KEEP (*(.ctors))
+ }
+
+ .dtors :
+ {
+ KEEP (*crtbegin.o(.dtors))
+ KEEP (*crtbegin?.o(.dtors))
+ KEEP (*(EXCLUDE_FILE (*crtend.o *crtend?.o ) .dtors))
+ KEEP (*(SORT(.dtors.*)))
+ KEEP (*(.dtors))
+ }
+
+ .jcr :
+ {
+ KEEP (*(.jcr))
+ }
+
+ .data :
+ {
+ __data_start = . ;
+ *(.data .data.* .gnu.linkonce.d.*)
+ SORT(CONSTRUCTORS)
+ }
+
+ .bss :
+ {
+ . = ALIGN(4);
+ __bss_start__ = .;
+ *(.bss*)
+ *(COMMON)
+ . = ALIGN(4);
+ __bss_end__ = .;
+ }
+
+ .heap (NOLOAD):
+ {
+ . = ALIGN(64);
+ __end__ = .;
+ PROVIDE(end = .);
+ . = . + 0x1000;
+ }
+
+ .stack (NOLOAD):
+ {
+ . = ALIGN(64);
+ . = . + 4 * 0x8000;
+ __stack = .;
+ }
+
+ .handler_stack_limit (NOLOAD):
+ {
+ . = ALIGN(64);
+ . = . + 4 * 0x4000;
+ handler_stack_limit = .;
+ }
+
+ .el3_stack (NOLOAD):
+ {
+ . = ALIGN(64);
+ . = . + 4 * 0x1000;
+ __el3_stack = .;
+ }
+
+ .ttb0_l1 (NOLOAD):
+ {
+ . = ALIGN(4096);
+ __ttb0_l1 = .;
+ . = . + 0x1000;
+ }
+
+ .ttb0_l2_ram (NOLOAD):
+ {
+ . = ALIGN(4096);
+ __ttb0_l2_ram = .;
+ . = . + 0x1000;
+ }
+
+ .ttb0_l2_private (NOLOAD):
+ {
+ . = ALIGN(4096);
+ __ttb0_l2_private = .;
+ . = . + 0x1000;
+ }
+
+ .ttb0_l2_periph (NOLOAD):
+ {
+ . = ALIGN(4096);
+ __ttb0_l2_periph = .;
+ . = . + 0x1000;
+ }
+
+ /*
+ * The startup code uses the end of this region to calculate
+ * the top of memory - don't place any RAM regions after it
+ */
+ __top_of_ram = .;
+}
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sp804_timer.c b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sp804_timer.c
new file mode 100644
index 00000000..c2ce6faa
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sp804_timer.c
@@ -0,0 +1,122 @@
+// ------------------------------------------------------------
+// SP804 Dual Timer
+//
+// Copyright (c) 2009-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#include "sp804_timer.h"
+
+#define TIMER_SP804_CTRL_TIMEREN (1 << 7)
+#define TIMER_SP804_CTRL_TIMERMODE (1 << 6) // Bit 6:
+#define TIMER_SP804_CTRL_INTENABLE (1 << 5)
+#define TIMER_SP804_CTRL_TIMERSIZE (1 << 1) // Bit 1: 0=16-bit, 1=32-bit
+#define TIMER_SP804_CTRL_ONESHOT (1 << 0) // Bit 0: 0=wrapping, 1=one-shot
+
+#define TIMER_SP804_CTRL_PRESCALE_1 (0 << 2) // clk/1
+#define TIMER_SP804_CTRL_PRESCALE_4 (1 << 2) // clk/4
+#define TIMER_SP804_CTRL_PRESCALE_8 (2 << 2) // clk/8
+
+struct sp804_timer
+{
+ volatile uint32_t Time1Load; // +0x00
+ const volatile uint32_t Time1Value; // +0x04 - RO
+ volatile uint32_t Timer1Control; // +0x08
+ volatile uint32_t Timer1IntClr; // +0x0C - WO
+ const volatile uint32_t Timer1RIS; // +0x10 - RO
+ const volatile uint32_t Timer1MIS; // +0x14 - RO
+ volatile uint32_t Timer1BGLoad; // +0x18
+
+ volatile uint32_t Time2Load; // +0x20
+ volatile uint32_t Time2Value; // +0x24
+ volatile uint8_t Timer2Control; // +0x28
+ volatile uint32_t Timer2IntClr; // +0x2C - WO
+ const volatile uint32_t Timer2RIS; // +0x30 - RO
+ const volatile uint32_t Timer2MIS; // +0x34 - RO
+ volatile uint32_t Timer2BGLoad; // +0x38
+
+ // Not including ID registers
+
+};
+
+// Instance of the dual timer, will be placed using the scatter file
+struct sp804_timer* dual_timer;
+
+
+// Set base address of timer
+// address - virtual address of SP804 timer
+void setTimerBaseAddress(uint64_t address)
+{
+ dual_timer = (struct sp804_timer*)address;
+ return;
+}
+
+
+// Sets up the private timer
+// load_value - Initial value of timer
+// auto_reload - Periodic (SP804_AUTORELOAD) or one shot (SP804_SINGLESHOT)
+// interrupt - Whether to generate an interrupt
+void initTimer(uint32_t load_value, uint32_t auto_reload, uint32_t interrupt)
+{
+ uint32_t tmp = 0;
+
+ dual_timer->Time1Load = load_value;
+
+ // Fixed setting: 32-bit, no prescaling
+ tmp = TIMER_SP804_CTRL_TIMERSIZE | TIMER_SP804_CTRL_PRESCALE_1 | TIMER_SP804_CTRL_TIMERMODE;
+
+ // Settings from parameters: interrupt generation & reload
+ tmp = tmp | interrupt | auto_reload;
+
+ // Write control register
+ dual_timer->Timer1Control = tmp;
+
+ return;
+}
+
+
+// Starts the timer
+void startTimer(void)
+{
+ uint32_t tmp;
+
+ tmp = dual_timer->Timer1Control;
+ tmp = tmp | TIMER_SP804_CTRL_TIMEREN; // Set TimerEn (bit 7)
+ dual_timer->Timer1Control = tmp;
+
+ return;
+}
+
+
+// Stops the timer
+void stopTimer(void)
+{
+ uint32_t tmp;
+
+ tmp = dual_timer->Timer1Control;
+ tmp = tmp & ~TIMER_SP804_CTRL_TIMEREN; // Clear TimerEn (bit 7)
+ dual_timer->Timer1Control = tmp;
+
+ return;
+}
+
+
+// Returns the current timer count
+uint32_t getTimerCount(void)
+{
+ return dual_timer->Time1Value;
+}
+
+
+void clearTimerIrq(void)
+{
+ // A write to this register, of any value, clears the interrupt
+ dual_timer->Timer1IntClr = 1;
+}
+
+
+// ------------------------------------------------------------
+// End of sp804_timer.c
+// ------------------------------------------------------------
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sp804_timer.h b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sp804_timer.h
new file mode 100644
index 00000000..4d423904
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/sp804_timer.h
@@ -0,0 +1,53 @@
+// ------------------------------------------------------------
+// SP804 Dual Timer
+// Header Filer
+//
+// Copyright (c) 2009-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#ifndef _SP804_TIMER_
+#define _SP804_TIMER_
+
+#include
+
+// Set base address of timer
+// address - virtual address of SP804 timer
+void setTimerBaseAddress(uint64_t address);
+
+
+// Sets up the private timer
+// load_value - Initial value of timer
+// auto_reload - Periodic (SP804_AUTORELOAD) or one shot (SP804_SINGLESHOT)
+// interrupt - Whether to generate an interrupt
+
+#define SP804_AUTORELOAD (0)
+#define SP804_SINGLESHOT (1)
+#define SP804_GENERATE_IRQ (1 << 5)
+#define SP804_NO_IRQ (0)
+
+void initTimer(uint32_t load_value, uint32_t auto_reload, uint32_t interrupt);
+
+
+// Starts the timer
+void startTimer(void);
+
+
+// Stops the timer
+void stopTimer(void);
+
+
+// Returns the current timer count
+uint32_t getTimerCount(void);
+
+
+// Clears the timer interrupt
+void clearTimerIrq(void);
+
+#endif
+
+// ------------------------------------------------------------
+// End of sp804_timer.h
+// ------------------------------------------------------------
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/startup.S b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/startup.S
new file mode 100644
index 00000000..2d59722d
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/startup.S
@@ -0,0 +1,798 @@
+// ------------------------------------------------------------
+// Armv8-A MPCore EL3 AArch64 Startup Code
+//
+// Basic Vectors, MMU, caches and GICv3 initialization
+//
+// Exits in EL1 AArch64
+//
+// Copyright (c) 2014-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#include "v8_mmu.h"
+#include "v8_system.h"
+#include "GICv3_aliases.h"
+
+ .section StartUp, "ax"
+ .balign 4
+
+
+ .global el1_vectors
+ .global el2_vectors
+ .global el3_vectors
+
+ .global InvalidateUDCaches
+ .global ZeroBlock
+
+ .global SetPrivateIntSecurityBlock
+ .global SetSPISecurityAll
+ .global SetPrivateIntPriority
+
+ .global WakeupGICR
+ .global SyncAREinGICD
+ .global EnableGICD
+ .global EnablePrivateInt
+ .global GetPrivateIntPending
+ .global ClearPrivateIntPending
+
+ .global _start
+ .global MainApp
+
+ .global __code_start
+ .global __ttb0_l1
+ .global __ttb0_l2_ram
+ .global __ttb0_l2_periph
+ .global __top_of_ram
+ .global gicd
+ .global __stack
+ .global __el3_stack
+ .global __cs3_peripherals
+
+is_mmu_ready:
+.word 0
+
+
+// ------------------------------------------------------------
+
+ .global start64
+ .type start64, "function"
+start64:
+
+ //
+ // program the VBARs
+ //
+ ldr x1, =el1_vectors
+ msr VBAR_EL1, x1
+
+ ldr x1, =el2_vectors
+ msr VBAR_EL2, x1
+
+ ldr x1, =el3_vectors
+ msr VBAR_EL3, x1
+
+
+ // GIC-500 comes out of reset in GICv2 compatibility mode - first set
+ // system register enables for all relevant exception levels, and
+ // select GICv3 operating mode
+ //
+ msr SCR_EL3, xzr // Ensure NS bit is initially clear, so secure copy of ICC_SRE_EL1 can be configured
+ isb
+
+ mov x0, #15
+ msr ICC_SRE_EL3, x0
+ isb
+ msr ICC_SRE_EL1, x0 // Secure copy of ICC_SRE_EL1
+
+ //
+ // set lower exception levels as non-secure, with no access
+ // back to EL2 or EL3, and are AArch64 capable
+ //
+ mov x3, #(SCR_EL3_RW | \
+ SCR_EL3_SMD | \
+ SCR_EL3_NS) // Set NS bit, to access Non-secure registers
+ msr SCR_EL3, x3
+ isb
+
+ mov x0, #15
+ msr ICC_SRE_EL2, x0
+ isb
+ msr ICC_SRE_EL1, x0 // Non-secure copy of ICC_SRE_EL1
+
+
+ //
+ // no traps or VM modifications from the Hypervisor, EL1 is AArch64
+ //
+ mov x2, #HCR_EL2_RW
+ msr HCR_EL2, x2
+
+ //
+ // VMID is still significant, even when virtualisation is not
+ // being used, so ensure VTTBR_EL2 is properly initialised
+ //
+ msr VTTBR_EL2, xzr
+
+ //
+ // VMPIDR_EL2 holds the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR_EL1.
+ // VPIDR_EL2 holds the value of the Virtualization Processor ID. This is the value returned by Non-secure EL1 reads of MIDR_EL1.
+ // Both of these registers are architecturally UNKNOWN at reset, and so they must be set to the correct value
+ // (even if EL2/virtualization is not being used), otherwise non-secure EL1 reads of MPIDR_EL1/MIDR_EL1 will return garbage values.
+ // This guarantees that any future reads of MPIDR_EL1 and MIDR_EL1 from Non-secure EL1 will return the correct value.
+ //
+ mrs x0, MPIDR_EL1
+ msr VMPIDR_EL2, x0
+ mrs x0, MIDR_EL1
+ msr VPIDR_EL2, x0
+
+ // extract the core number from MPIDR_EL1 and store it in
+ // x19 (defined by the AAPCS as callee-saved), so we can re-use
+ // the number later
+ //
+ bl GetCPUID
+ mov x19, x0
+
+ //
+ // neither EL3 nor EL2 trap floating point or accesses to CPACR
+ //
+ msr CPTR_EL3, xzr
+ msr CPTR_EL2, xzr
+
+ //
+ // SCTLR_ELx may come out of reset with UNKNOWN values so we will
+ // set the fields to 0 except, possibly, the endianess field(s).
+ // Note that setting SCTLR_EL2 or the EL0 related fields of SCTLR_EL1
+ // is not strictly needed, since we're never in EL2 or EL0
+ //
+#ifdef __ARM_BIG_ENDIAN
+ mov x0, #(SCTLR_ELx_EE | SCTLR_EL1_E0E)
+#else
+ mov x0, #0
+#endif
+ msr SCTLR_EL3, x0
+ msr SCTLR_EL2, x0
+ msr SCTLR_EL1, x0
+
+#ifdef CORTEXA
+ //
+ // Configure ACTLR_EL[23]
+ // ----------------------
+ //
+ // These bits are IMPLEMENTATION DEFINED, so are different for
+ // different processors
+ //
+ // For Cortex-A57, the controls we set are:
+ //
+ // Enable lower level access to CPUACTLR_EL1
+ // Enable lower level access to CPUECTLR_EL1
+ // Enable lower level access to L2CTLR_EL1
+ // Enable lower level access to L2ECTLR_EL1
+ // Enable lower level access to L2ACTLR_EL1
+ //
+ mov x0, #((1 << 0) | \
+ (1 << 1) | \
+ (1 << 4) | \
+ (1 << 5) | \
+ (1 << 6))
+
+ msr ACTLR_EL3, x0
+ msr ACTLR_EL2, x0
+
+ //
+ // configure CPUECTLR_EL1
+ //
+ // These bits are IMP DEF, so need to different for different
+ // processors
+ //
+ // SMPEN - bit 6 - Enables the processor to receive cache
+ // and TLB maintenance operations
+ //
+ // Note: For Cortex-A57/53 SMPEN should be set before enabling
+ // the caches and MMU, or performing any cache and TLB
+ // maintenance operations.
+ //
+ // This register has a defined reset value, so we use a
+ // read-modify-write sequence to set SMPEN
+ //
+ mrs x0, S3_1_c15_c2_1 // Read EL1 CPU Extended Control Register
+ orr x0, x0, #(1 << 6) // Set the SMPEN bit
+ msr S3_1_c15_c2_1, x0 // Write EL1 CPU Extended Control Register
+
+ isb
+#endif
+
+ //
+ // That's the last of the control settings for now
+ //
+ // Note: no ISB after all these changes, as registers won't be
+ // accessed until after an exception return, which is itself a
+ // context synchronisation event
+ //
+
+ //
+ // Setup some EL3 stack space, ready for calling some subroutines, below.
+ //
+ // Stack space allocation is CPU-specific, so use CPU
+ // number already held in x19
+ //
+ // 2^12 bytes per CPU for the EL3 stacks
+ //
+ ldr x0, =__el3_stack
+ sub x0, x0, x19, lsl #12
+ mov sp, x0
+
+ //
+ // we need to configure the GIC while still in secure mode, specifically
+ // all PPIs and SPIs have to be programmed as Group1 interrupts
+ //
+
+ //
+ // Before the GIC can be reliably programmed, we need to
+ // enable Affinity Routing, as this affects where the configuration
+ // registers are (with Affinity Routing enabled, some registers are
+ // in the Redistributor, whereas those same registers are in the
+ // Distributor with Affinity Routing disabled (i.e. when in GICv2
+ // compatibility mode).
+ //
+ mov x0, #(1 << 4) | (1 << 5) // gicdctlr_ARE_S | gicdctlr_ARE_NS
+ mov x1, x19
+ bl SyncAREinGICD
+
+ //
+ // The Redistributor comes out of reset assuming the processor is
+ // asleep - correct that assumption
+ //
+ mov w0, w19
+ bl WakeupGICR
+
+ //
+ // Now we're ready to set security and other initialisations
+ //
+ // This is a per-CPU configuration for these interrupts
+ //
+ // for the first cluster, CPU number is the redistributor index
+ //
+ mov w0, w19
+ mov w1, #1 // gicigroupr_G1NS
+ bl SetPrivateIntSecurityBlock
+
+ //
+ // While we're in the Secure World, set the priority mask low enough
+ // for it to be writable in the Non-Secure World
+ //
+ //mov x0, #16 << 3 // 5 bits of priority in the Secure world
+ mov x0, #0xFF // for Non-Secure interrupts
+ msr ICC_PMR_EL1, x0
+
+ //
+ // there's more GIC setup to do, but only for the primary CPU
+ //
+ cbnz x19, drop_to_el1
+
+ //
+ // There's more to do to the GIC - call the utility routine to set
+ // all SPIs to Group1
+ //
+ mov w0, #1 // gicigroupr_G1NS
+ bl SetSPISecurityAll
+
+ //
+ // Set up EL1 entry point and "dummy" exception return information,
+ // then perform exception return to enter EL1
+ //
+ .global drop_to_el1
+drop_to_el1:
+ adr x1, el1_entry_aarch64
+ msr ELR_EL3, x1
+ mov x1, #(AARCH64_SPSR_EL1h | \
+ AARCH64_SPSR_F | \
+ AARCH64_SPSR_I | \
+ AARCH64_SPSR_A)
+ msr SPSR_EL3, x1
+ eret
+
+
+
+// ------------------------------------------------------------
+// EL1 - Common start-up code
+// ------------------------------------------------------------
+
+ .global el1_entry_aarch64
+ .type el1_entry_aarch64, "function"
+el1_entry_aarch64:
+
+ //
+ // Now we're in EL1, setup the application stack
+ // the scatter file allocates 2^14 bytes per app stack
+ //
+ ldr x0, =handler_stack_limit
+ sub x0, x0, x19, lsl #14
+ mov sp, x0
+ MSR SPSel, #0
+ ISB
+ ldr x0, =__stack
+ sub x0, x0, x19, lsl #14
+ mov sp, x0
+
+ //
+ // Enable floating point
+ //
+ mov x0, #CPACR_EL1_FPEN
+ msr CPACR_EL1, x0
+
+ //
+ // Invalidate caches and TLBs for all stage 1
+ // translations used at EL1
+ //
+ // Cortex-A processors automatically invalidate their caches on reset
+ // (unless suppressed with the DBGL1RSTDISABLE or L2RSTDISABLE pins).
+ // It is therefore not necessary for software to invalidate the caches
+ // on startup, however, this is done here in case of a warm reset.
+ bl InvalidateUDCaches
+ tlbi VMALLE1
+
+
+ //
+ // Set TTBR0 Base address
+ //
+ // The CPUs share one set of translation tables that are
+ // generated by CPU0 at run-time
+ //
+ // TTBR1_EL1 is not used in this example
+ //
+ ldr x1, =__ttb0_l1
+ msr TTBR0_EL1, x1
+
+
+ //
+ // Set up memory attributes
+ //
+ // These equate to:
+ //
+ // 0 -> 0b01000100 = 0x00000044 = Normal, Inner/Outer Non-Cacheable
+ // 1 -> 0b11111111 = 0x0000ff00 = Normal, Inner/Outer WriteBack Read/Write Allocate
+ // 2 -> 0b00000100 = 0x00040000 = Device-nGnRE
+ //
+ mov x1, #0xff44
+ movk x1, #4, LSL #16 // equiv to: movk x1, #0x0000000000040000
+ msr MAIR_EL1, x1
+
+
+ //
+ // Set up TCR_EL1
+ //
+ // We're using only TTBR0 (EPD1 = 1), and the page table entries:
+ // - are using an 8-bit ASID from TTBR0
+ // - have a 4K granularity (TG0 = 0b00)
+ // - are outer-shareable (SH0 = 0b10)
+ // - are using Inner & Outer WBWA Normal memory ([IO]RGN0 = 0b01)
+ // - map
+ // + 32 bits of VA space (T0SZ = 0x20)
+ // + into a 32-bit PA space (IPS = 0b000)
+ //
+ // 36 32 28 24 20 16 12 8 4 0
+ // -----+----+----+----+----+----+----+----+----+----+
+ // | | |OOII| | | |OOII| | |
+ // TT | | |RRRR|E T | T| |RRRR|E T | T|
+ // BB | I I|TTSS|GGGG|P 1 | 1|TTSS|GGGG|P 0 | 0|
+ // IIA| P P|GGHH|NNNN|DAS | S|GGHH|NNNN|D S | S|
+ // 10S| S-S|1111|1111|11Z-|---Z|0000|0000|0 Z-|---Z|
+ //
+ // 000 0000 0000 0000 1000 0000 0010 0101 0010 0000
+ //
+ // 0x 8 0 2 5 2 0
+ //
+ // Note: the ISB is needed to ensure the changes to system
+ // context are before the write of SCTLR_EL1.M to enable
+ // the MMU. It is likely on a "real" implementation that
+ // this setup would work without an ISB, due to the
+ // amount of code that gets executed before enabling the
+ // MMU, but that would not be architecturally correct.
+ //
+ ldr x1, =0x0000000000802520
+ msr TCR_EL1, x1
+ isb
+
+ //
+ // the primary CPU is going to use SGI 15 as a wakeup event
+ // to let us know when it is OK to proceed, so prepare for
+ // receiving that interrupt
+ //
+ // NS interrupt priorities run from 0 to 15, with 15 being
+ // too low a priority to ever raise an interrupt, so let's
+ // use 14
+ //
+ mov w0, w19
+ mov w1, #0
+ mov w2, #14 << 4 // we're in NS world, so 4 bits of priority,
+ // 8-bit field, - 4 = 4-bit shift
+ bl SetPrivateIntPriority
+
+ mov w0, w19
+ mov w1, #0
+ bl EnablePrivateInt
+
+ //
+ // set priority mask as low as possible; although,being in the
+ // NS World, we can't set bit[7] of the priority, we still
+ // write all 8-bits of priority to an ICC register
+ //
+ mov x0, #31 << 3
+ msr ICC_PMR_EL1, x0
+
+ //
+ // set global enable and wait for our interrupt to arrive
+ //
+ mov x0, #1
+ msr ICC_IGRPEN1_EL1, x0
+ isb
+
+ //
+ // x19 already contains the CPU number, so branch to secondary
+ // code if we're not on CPU0
+ //
+ cbnz x19, el1_secondary
+
+ //
+ // Fall through to primary code
+ //
+
+
+//
+// ------------------------------------------------------------
+//
+// EL1 - primary CPU init code
+//
+// This code is run on CPU0, while the other CPUs are in the
+// holding pen
+//
+
+ .global el1_primary
+ .type el1_primary, "function"
+el1_primary:
+
+ //
+ // Turn on the banked GIC distributor enable,
+ // ready for individual CPU enables later
+ //
+ mov w0, #(1 << 1) // gicdctlr_EnableGrp1A
+ bl EnableGICD
+
+ //
+ // Generate TTBR0 L1
+ //
+ // at 4KB granularity, 32-bit VA space, table lookup starts at
+ // L1, with 1GB regions
+ //
+ // we are going to create entries pointing to L2 tables for a
+ // couple of these 1GB regions, the first of which is the
+ // RAM on the VE board model - get the table addresses and
+ // start by emptying out the L1 page tables (4 entries at L1
+ // for a 4K granularity)
+ //
+ // x21 = address of L1 tables
+ //
+ ldr x21, =__ttb0_l1
+ mov x0, x21
+ mov x1, #(4 << 3)
+ bl ZeroBlock
+
+ //
+ // time to start mapping the RAM regions - clear out the
+ // L2 tables and point to them from the L1 tables
+ //
+ // x22 = address of L2 tables, needs to be remembered in case
+ // we want to re-use the tables for mapping peripherals
+ //
+ ldr x22, =__ttb0_l2_ram
+ mov x1, #(512 << 3)
+ mov x0, x22
+ bl ZeroBlock
+
+ //
+ // Get the start address of RAM (the EXEC region) into x4
+ // and calculate the offset into the L1 table (1GB per region,
+ // max 4GB)
+ //
+ // x23 = L1 table offset, saved for later comparison against
+ // peripheral offset
+ //
+ ldr x4, =__code_start
+ ubfx x23, x4, #30, #2
+
+ orr x1, x22, #TT_S1_ATTR_PAGE
+ str x1, [x21, x23, lsl #3]
+
+ //
+ // we've already used the RAM start address in x4 - we now need
+ // to get this in terms of an offset into the L2 page tables,
+ // where each entry covers 2MB
+ //
+ ubfx x2, x4, #21, #9
+
+ //
+ // TOP_OF_RAM in the scatter file marks the end of the
+ // Execute region in RAM: convert the end of this region to an
+ // offset too, being careful to round up, then calculate the
+ // number of entries to write
+ //
+ ldr x5, =__top_of_ram
+ sub x3, x5, #1
+ ubfx x3, x3, #21, #9
+ add x3, x3, #1
+ sub x3, x3, x2
+
+ //
+ // set x1 to the required page table attributes, then orr
+ // in the start address (modulo 2MB)
+ //
+ // L2 tables in our configuration cover 2MB per entry - map
+ // memory as Shared, Normal WBWA (MAIR[1]) with a flat
+ // VA->PA translation
+ //
+ bic x4, x4, #((1 << 21) - 1)
+ mov x1, #(TT_S1_ATTR_BLOCK | \
+ (1 << TT_S1_ATTR_MATTR_LSB) | \
+ TT_S1_ATTR_NS | \
+ TT_S1_ATTR_AP_RW_PL1 | \
+ TT_S1_ATTR_SH_INNER | \
+ TT_S1_ATTR_AF | \
+ TT_S1_ATTR_nG)
+ orr x1, x1, x4
+
+ //
+ // factor the offset into the page table address and then write
+ // the entries
+ //
+ add x0, x22, x2, lsl #3
+
+loop1:
+ subs x3, x3, #1
+ str x1, [x0], #8
+ add x1, x1, #0x200, LSL #12 // equiv to add x1, x1, #(1 << 21) // 2MB per entry
+ bne loop1
+
+
+ //
+ // now mapping the Peripheral regions - clear out the
+ // L2 tables and point to them from the L1 tables
+ //
+ // The assumption here is that all peripherals live within
+ // a common 1GB region (i.e. that there's a single set of
+ // L2 pages for all the peripherals). We only use a UART
+ // and the GIC in this example, so the assumption is sound
+ //
+ // x24 = address of L2 peripheral tables
+ //
+ ldr x24, =__ttb0_l2_periph
+
+ //
+ // get the GICD address into x4 and calculate
+ // the offset into the L1 table
+ //
+ // x25 = L1 table offset
+ //
+ ldr x4, =gicd
+ ubfx x25, x4, #30, #2
+
+ //
+ // here's the tricky bit: it's possible that the peripherals are
+ // in the same 1GB region as the RAM, in which case we don't need
+ // to prime a separate set of L2 page tables, nor add them to the
+ // L1 tables
+ //
+ // if we're going to re-use the TTB0_L2_RAM tables, get their
+ // address into x24, which is used later on to write the PTEs
+ //
+ cmp x25, x23
+ csel x24, x22, x24, EQ
+ b.eq nol2setup
+
+ //
+ // Peripherals are in a separate 1GB region, and so have their own
+ // set of L2 tables - clean out the tables and add them to the L1
+ // table
+ //
+ mov x0, x24
+ mov x1, #512 << 3
+ bl ZeroBlock
+
+ orr x1, x24, #TT_S1_ATTR_PAGE
+ str x1, [x21, x25, lsl #3]
+
+ //
+ // there's only going to be a single 2MB region for GICD (in
+ // x4) - get this in terms of an offset into the L2 page tables
+ //
+ // with larger systems, it is possible that the GIC redistributor
+ // registers require extra 2MB pages, in which case extra code
+ // would be required here
+ //
+nol2setup:
+ ubfx x2, x4, #21, #9
+
+ //
+ // set x1 to the required page table attributes, then orr
+ // in the start address (modulo 2MB)
+ //
+ // L2 tables in our configuration cover 2MB per entry - map
+ // memory as NS Device-nGnRE (MAIR[2]) with a flat VA->PA
+ // translation
+ //
+ bic x4, x4, #((1 << 21) - 1) // start address mod 2MB
+ mov x1, #(TT_S1_ATTR_BLOCK | \
+ (2 << TT_S1_ATTR_MATTR_LSB) | \
+ TT_S1_ATTR_NS | \
+ TT_S1_ATTR_AP_RW_PL1 | \
+ TT_S1_ATTR_AF | \
+ TT_S1_ATTR_nG)
+ orr x1, x1, x4
+
+ //
+ // only a single L2 entry for this, so no loop as we have for RAM, above
+ //
+ str x1, [x24, x2, lsl #3]
+
+ //
+ // we have CS3_PERIPHERALS that include the UART controller
+ //
+ // Again, the code is making assumptions - this time that the CS3_PERIPHERALS
+ // region uses the same 1GB portion of the address space as the GICD,
+ // and thus shares the same set of L2 page tables
+ //
+ // Get CS3_PERIPHERALS address into x4 and calculate the offset into the
+ // L2 tables
+ //
+ ldr x4, =__cs3_peripherals
+ ubfx x2, x4, #21, #9
+
+ //
+ // set x1 to the required page table attributes, then orr
+ // in the start address (modulo 2MB)
+ //
+ // L2 tables in our configuration cover 2MB per entry - map
+ // memory as NS Device-nGnRE (MAIR[2]) with a flat VA->PA
+ // translation
+ //
+ bic x4, x4, #((1 << 21) - 1) // start address mod 2MB
+ mov x1, #(TT_S1_ATTR_BLOCK | \
+ (2 << TT_S1_ATTR_MATTR_LSB) | \
+ TT_S1_ATTR_NS | \
+ TT_S1_ATTR_AP_RW_PL1 | \
+ TT_S1_ATTR_AF | \
+ TT_S1_ATTR_nG)
+ orr x1, x1, x4
+
+ //
+ // only a single L2 entry again - write it
+ //
+ str x1, [x24, x2, lsl #3]
+
+ //
+ // issue a barrier to ensure all table entry writes are complete
+ //
+ dsb ish
+
+ ldr x1, =is_mmu_ready
+ mov x2, #1
+ str x2, [x1]
+
+ //
+ // Enable the MMU. Caches will be enabled later, after scatterloading.
+ //
+ mrs x1, SCTLR_EL1
+ orr x1, x1, #SCTLR_ELx_M
+ bic x1, x1, #SCTLR_ELx_A // Disable alignment fault checking. To enable, change bic to orr
+ msr SCTLR_EL1, x1
+ isb
+
+ //
+ // The Arm Architecture Reference Manual for Armv8-A states:
+ //
+ // Instruction accesses to Non-cacheable Normal memory can be held in instruction caches.
+ // Correspondingly, the sequence for ensuring that modifications to instructions are available
+ // for execution must include invalidation of the modified locations from the instruction cache,
+ // even if the instructions are held in Normal Non-cacheable memory.
+ // This includes cases where the instruction cache is disabled.
+ //
+
+ dsb ish // ensure all previous stores have completed before invalidating
+ ic ialluis // I cache invalidate all inner shareable to PoU (which includes secondary cores)
+ dsb ish // ensure completion on inner shareable domain (which includes secondary cores)
+ isb
+
+ // Scatter-loading is complete, so enable the caches here, so that the C-library's mutex initialization later will work
+ mrs x1, SCTLR_EL1
+ orr x1, x1, #SCTLR_ELx_C
+ orr x1, x1, #SCTLR_ELx_I
+ msr SCTLR_EL1, x1
+ isb
+
+ // Zero the bss
+ ldr x0, =__bss_start__ // Start of block
+ mov x1, #0 // Fill value
+ ldr x2, =__bss_end__ // End of block
+ sub x2, x2, x0 // Length of block
+ bl memset
+
+ // Set up the standard file handles
+ bl initialise_monitor_handles
+
+ // Set up _fini and fini_array to be called at exit
+ ldr x0, =__libc_fini_array
+ bl atexit
+
+ // Call preinit_array, _init and init_array
+ bl __libc_init_array
+
+ // Set argc = 1, argv[0] = "" and then call main
+ .pushsection .data
+ .align 3
+argv:
+ .dword arg0
+ .dword 0
+arg0:
+ .byte 0
+ .popsection
+
+ mov x0, #1
+ ldr x1, =argv
+ bl main
+
+ b exit // Will not return
+
+// ------------------------------------------------------------
+// EL1 - secondary CPU init code
+//
+// This code is run on CPUs 1, 2, 3 etc....
+// ------------------------------------------------------------
+
+ .global el1_secondary
+ .type el1_secondary, "function"
+el1_secondary:
+
+wait_for_mmu_ready:
+ ldr x1, =is_mmu_ready
+ ldr x1, [x1]
+ cmp x1, #1
+ b.ne wait_for_mmu_ready
+
+ //
+ // Enable the MMU and caches
+ //
+ mrs x1, SCTLR_EL1
+ orr x1, x1, #SCTLR_ELx_M
+ orr x1, x1, #SCTLR_ELx_C
+ orr x1, x1, #SCTLR_ELx_I
+ bic x1, x1, #SCTLR_ELx_A // Disable alignment fault checking. To enable, change bic to orr
+ msr SCTLR_EL1, x1
+ isb
+
+ /* EL: Secondary core entrance. */
+ B _tx_thread_smp_initialize_wait
+
+loop_wfi:
+ dsb SY // Clear all pending data accesses
+ wfi // Go to sleep
+
+ //
+ // something woke us from our wait, was it the required interrupt?
+ //
+ mov w0, w19
+ mov w1, #15
+ bl GetPrivateIntPending
+ cbz w0, loop_wfi
+
+ //
+ // it was - there's no need to actually take the interrupt,
+ // so just clear it
+ //
+ mov w0, w19
+ mov w1, #15
+ bl ClearPrivateIntPending
+
+ //
+ // Branch to thread start
+ //
+ //B MainApp
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/timer_interrupts.c b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/timer_interrupts.c
new file mode 100644
index 00000000..8f522217
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/timer_interrupts.c
@@ -0,0 +1,152 @@
+/* Bare-metal example for Armv8-A FVP Base model */
+
+/* Timer and interrupts */
+
+/* Copyright (c) 2016-2018 Arm Limited (or its affiliates). All rights reserved. */
+/* Use, modification and redistribution of this file is subject to your possession of a */
+/* valid End User License Agreement for the Arm Product of which these examples are part of */
+/* and your compliance with all applicable terms and conditions of such licence agreement. */
+
+#include
+
+#include "GICv3.h"
+#include "GICv3_gicc.h"
+#include "sp804_timer.h"
+
+void _tx_timer_interrupt(void);
+
+// LED Base address
+#define LED_BASE (volatile unsigned int *)0x1C010008
+
+
+void nudge_leds(void) // Move LEDs along
+{
+ static int state = 1;
+ static int value = 1;
+
+ if (state)
+ {
+ int max = (1 << 7);
+ value <<= 1;
+ if (value == max)
+ state = 0;
+ }
+ else
+ {
+ value >>= 1;
+ if (value == 1)
+ state = 1;
+ }
+
+ *LED_BASE = value; // Update LEDs hardware
+}
+
+
+// Initialize Timer 0 and Interrupt Controller
+void init_timer(void)
+{
+ // Enable interrupts
+ __asm("MSR DAIFClr, #0xF");
+ setICC_IGRPEN1_EL1(igrpEnable);
+
+ // Configure the SP804 timer to generate an interrupt
+ setTimerBaseAddress(0x1C110000);
+ initTimer(0x200, SP804_AUTORELOAD, SP804_GENERATE_IRQ);
+ startTimer();
+
+ // The SP804 timer generates SPI INTID 34. Enable
+ // this ID, and route it to core 0.0.0.0 (this one!)
+ SetSPIRoute(34, 0, gicdirouter_ModeSpecific); // Route INTID 34 to 0.0.0.0 (this core)
+ SetSPIPriority(34, 0); // Set INTID 34 to priority to 0
+ ConfigureSPI(34, gicdicfgr_Level); // Set INTID 34 as level-sensitive
+ EnableSPI(34); // Enable INTID 34
+}
+
+
+// --------------------------------------------------------
+
+void irqHandler(void)
+{
+ unsigned int ID;
+
+ ID = getICC_IAR1(); // readIntAck();
+
+ // Check for reserved IDs
+ if ((1020 <= ID) && (ID <= 1023))
+ {
+ //printf("irqHandler() - Reserved INTID %d\n\n", ID);
+ return;
+ }
+
+ switch(ID)
+ {
+ case 34:
+ // Dual-Timer 0 (SP804)
+ //printf("irqHandler() - External timer interrupt\n\n");
+ nudge_leds();
+ clearTimerIrq();
+
+ /* Call ThreadX timer interrupt processing. */
+ _tx_timer_interrupt();
+
+ break;
+
+ default:
+ // Unexpected ID value
+ //printf("irqHandler() - Unexpected INTID %d\n\n", ID);
+ break;
+ }
+
+ // Write the End of Interrupt register to tell the GIC
+ // we've finished handling the interrupt
+ setICC_EOIR1(ID); // writeAliasedEOI(ID);
+}
+
+// --------------------------------------------------------
+
+// Not actually used in this example, but provided for completeness
+
+void fiqHandler(void)
+{
+ unsigned int ID;
+ unsigned int aliased = 0;
+
+ ID = getICC_IAR0(); // readIntAck();
+ //printf("fiqHandler() - Read %d from IAR0\n", ID);
+
+ // Check for reserved IDs
+ if ((1020 <= ID) && (ID <= 1023))
+ {
+ //printf("fiqHandler() - Reserved INTID %d\n\n", ID);
+ ID = getICC_IAR1(); // readAliasedIntAck();
+ //printf("fiqHandler() - Read %d from AIAR\n", ID);
+ aliased = 1;
+
+ // If still spurious then simply return
+ if ((1020 <= ID) && (ID <= 1023))
+ return;
+ }
+
+ switch(ID)
+ {
+ case 34:
+ // Dual-Timer 0 (SP804)
+ //printf("fiqHandler() - External timer interrupt\n\n");
+ clearTimerIrq();
+ break;
+
+ default:
+ // Unexpected ID value
+ //printf("fiqHandler() - Unexpected INTID %d\n\n", ID);
+ break;
+ }
+
+ // Write the End of Interrupt register to tell the GIC
+ // we've finished handling the interrupt
+ // NOTE: If the ID was read from the Aliased IAR, then
+ // the aliased EOI register must be used
+ if (aliased == 0)
+ setICC_EOIR0(ID); // writeEOI(ID);
+ else
+ setICC_EOIR1(ID); // writeAliasedEOI(ID);
+}
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/use_model_semihosting.ds b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/use_model_semihosting.ds
new file mode 100644
index 00000000..6fde52b2
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/use_model_semihosting.ds
@@ -0,0 +1 @@
+set semihosting enabled off
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_aarch64.S b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_aarch64.S
new file mode 100644
index 00000000..45445a98
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_aarch64.S
@@ -0,0 +1,179 @@
+// ------------------------------------------------------------
+// Armv8-A AArch64 - Common helper functions
+//
+// Copyright (c) 2012-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+#include "v8_system.h"
+
+ .text
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+ .global EnableCachesEL1
+ .global DisableCachesEL1
+ .global InvalidateUDCaches
+ .global GetMIDR
+ .global GetMPIDR
+ .global GetAffinity
+ .global GetCPUID
+
+// ------------------------------------------------------------
+
+//
+// void EnableCachesEL1(void)
+//
+// enable Instruction and Data caches
+//
+ .type EnableCachesEL1, "function"
+ .cfi_startproc
+EnableCachesEL1:
+
+ mrs x0, SCTLR_EL1
+ orr x0, x0, #SCTLR_ELx_I
+ orr x0, x0, #SCTLR_ELx_C
+ msr SCTLR_EL1, x0
+
+ isb
+ ret
+ .cfi_endproc
+
+
+// ------------------------------------------------------------
+
+ .type DisableCachesEL1, "function"
+ .cfi_startproc
+DisableCachesEL1:
+
+ mrs x0, SCTLR_EL1
+ bic x0, x0, #SCTLR_ELx_I
+ bic x0, x0, #SCTLR_ELx_C
+ msr SCTLR_EL1, x0
+
+ isb
+ ret
+ .cfi_endproc
+
+
+// ------------------------------------------------------------
+
+//
+// void InvalidateUDCaches(void)
+//
+// Invalidate data and unified caches
+//
+ .type InvalidateUDCaches, "function"
+ .cfi_startproc
+InvalidateUDCaches:
+ // From the Armv8-A Architecture Reference Manual
+
+ dmb ish // ensure all prior inner-shareable accesses have been observed
+
+ mrs x0, CLIDR_EL1
+ and w3, w0, #0x07000000 // get 2 x level of coherence
+ lsr w3, w3, #23
+ cbz w3, finished
+ mov w10, #0 // w10 = 2 x cache level
+ mov w8, #1 // w8 = constant 0b1
+loop_level:
+ add w2, w10, w10, lsr #1 // calculate 3 x cache level
+ lsr w1, w0, w2 // extract 3-bit cache type for this level
+ and w1, w1, #0x7
+ cmp w1, #2
+ b.lt next_level // no data or unified cache at this level
+ msr CSSELR_EL1, x10 // select this cache level
+ isb // synchronize change of csselr
+ mrs x1, CCSIDR_EL1 // read ccsidr
+ and w2, w1, #7 // w2 = log2(linelen)-4
+ add w2, w2, #4 // w2 = log2(linelen)
+ ubfx w4, w1, #3, #10 // w4 = max way number, right aligned
+ clz w5, w4 // w5 = 32-log2(ways), bit position of way in dc operand
+ lsl w9, w4, w5 // w9 = max way number, aligned to position in dc operand
+ lsl w16, w8, w5 // w16 = amount to decrement way number per iteration
+loop_way:
+ ubfx w7, w1, #13, #15 // w7 = max set number, right aligned
+ lsl w7, w7, w2 // w7 = max set number, aligned to position in dc operand
+ lsl w17, w8, w2 // w17 = amount to decrement set number per iteration
+loop_set:
+ orr w11, w10, w9 // w11 = combine way number and cache number ...
+ orr w11, w11, w7 // ... and set number for dc operand
+ dc isw, x11 // do data cache invalidate by set and way
+ subs w7, w7, w17 // decrement set number
+ b.ge loop_set
+ subs x9, x9, x16 // decrement way number
+ b.ge loop_way
+next_level:
+ add w10, w10, #2 // increment 2 x cache level
+ cmp w3, w10
+ b.gt loop_level
+ dsb sy // ensure completion of previous cache maintenance operation
+ isb
+finished:
+ ret
+ .cfi_endproc
+
+
+// ------------------------------------------------------------
+
+//
+// ID Register functions
+//
+
+ .type GetMIDR, "function"
+ .cfi_startproc
+GetMIDR:
+
+ mrs x0, MIDR_EL1
+ ret
+ .cfi_endproc
+
+
+ .type GetMPIDR, "function"
+ .cfi_startproc
+GetMPIDR:
+
+ mrs x0, MPIDR_EL1
+ ret
+ .cfi_endproc
+
+
+ .type GetAffinity, "function"
+ .cfi_startproc
+GetAffinity:
+
+ mrs x0, MPIDR_EL1
+ ubfx x1, x0, #32, #8
+ bfi w0, w1, #24, #8
+ ret
+ .cfi_endproc
+
+
+ .type GetCPUID, "function"
+ .cfi_startproc
+GetCPUID:
+
+ mrs x0, MIDR_EL1
+ ubfx x0, x0, #4, #12 // extract PartNum
+ cmp x0, #0xD0D // Cortex-A77
+ b.eq DynamIQ
+ cmp x0, #0xD0B // Cortex-A76
+ b.eq DynamIQ
+ cmp x0, #0xD0A // Cortex-A75
+ b.eq DynamIQ
+ cmp x0, #0xD05 // Cortex-A55
+ b.eq DynamIQ
+ b Others
+DynamIQ:
+ mrs x0, MPIDR_EL1
+ ubfx x0, x0, #MPIDR_EL1_AFF1_LSB, #MPIDR_EL1_AFF_WIDTH
+ ret
+
+Others:
+ mrs x0, MPIDR_EL1
+ ubfx x1, x0, #MPIDR_EL1_AFF0_LSB, #MPIDR_EL1_AFF_WIDTH
+ ubfx x2, x0, #MPIDR_EL1_AFF1_LSB, #MPIDR_EL1_AFF_WIDTH
+ add x0, x1, x2, LSL #2
+ ret
+ .cfi_endproc
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_aarch64.h b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_aarch64.h
new file mode 100644
index 00000000..b09079a4
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_aarch64.h
@@ -0,0 +1,103 @@
+/*
+ *
+ * Armv8-A AArch64 common helper functions
+ *
+ * Copyright (c) 2012-2014 Arm Limited (or its affiliates). All rights reserved.
+ * Use, modification and redistribution of this file is subject to your possession of a
+ * valid End User License Agreement for the Arm Product of which these examples are part of
+ * and your compliance with all applicable terms and conditions of such licence agreement.
+ */
+
+#ifndef V8_AARCH64_H
+#define V8_AARCH64_H
+
+/*
+ * Parameters for data barriers
+ */
+#define OSHLD 1
+#define OSHST 2
+#define OSH 3
+#define NSHLD 5
+#define NSHST 6
+#define NSH 7
+#define ISHLD 9
+#define ISHST 10
+#define ISH 11
+#define LD 13
+#define ST 14
+#define SY 15
+
+/**********************************************************************/
+
+/*
+ * function prototypes
+ */
+
+/*
+ * void InvalidateUDCaches(void)
+ * invalidates all Unified and Data Caches
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ *
+ *
+ * Side Effects
+ * guarantees that all levels of cache will be invalidated before
+ * returning to caller
+ */
+void InvalidateUDCaches(void);
+
+/*
+ * unsigned long long EnableCachesEL1(void)
+ * enables I- and D- caches at EL1
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * New value of SCTLR_EL1
+ *
+ * Side Effects
+ * context will be synchronised before returning to caller
+ */
+unsigned long long EnableCachesEL1(void);
+
+/*
+ * unsigned long long GetMIDR(void)
+ * returns the contents of MIDR_EL0
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * MIDR_EL0
+ */
+unsigned long long GetMIDR(void);
+
+/*
+ * unsigned long long GetMPIDR(void)
+ * returns the contents of MPIDR_EL0
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * MPIDR_EL0
+ */
+unsigned long long GetMPIDR(void);
+
+/*
+ * unsigned int GetCPUID(void)
+ * returns the Aff0 field of MPIDR_EL0
+ *
+ * Inputs
+ *
+ *
+ * Returns
+ * MPIDR_EL0[7:0]
+ */
+unsigned int GetCPUID(void);
+
+#endif
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_mmu.h b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_mmu.h
new file mode 100644
index 00000000..bce62b54
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_mmu.h
@@ -0,0 +1,128 @@
+//
+// Defines for v8 Memory Model
+//
+// Copyright (c) 2012-2019 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef V8_MMU_H
+#define V8_MMU_H
+
+//
+// Translation Control Register fields
+//
+// RGN field encodings
+//
+#define TCR_RGN_NC 0b00
+#define TCR_RGN_WBWA 0b01
+#define TCR_RGN_WT 0b10
+#define TCR_RGN_WBRA 0b11
+
+//
+// Shareability encodings
+//
+#define TCR_SHARE_NONE 0b00
+#define TCR_SHARE_OUTER 0b10
+#define TCR_SHARE_INNER 0b11
+
+//
+// Granule size encodings
+//
+#define TCR_GRANULE_4K 0b00
+#define TCR_GRANULE_64K 0b01
+#define TCR_GRANULE_16K 0b10
+
+//
+// Physical Address sizes
+//
+#define TCR_SIZE_4G 0b000
+#define TCR_SIZE_64G 0b001
+#define TCR_SIZE_1T 0b010
+#define TCR_SIZE_4T 0b011
+#define TCR_SIZE_16T 0b100
+#define TCR_SIZE_256T 0b101
+
+//
+// Translation Control Register fields
+//
+#define TCR_EL1_T0SZ_SHIFT 0
+#define TCR_EL1_EPD0 (1 << 7)
+#define TCR_EL1_IRGN0_SHIFT 8
+#define TCR_EL1_ORGN0_SHIFT 10
+#define TCR_EL1_SH0_SHIFT 12
+#define TCR_EL1_TG0_SHIFT 14
+
+#define TCR_EL1_T1SZ_SHIFT 16
+#define TCR_EL1_A1 (1 << 22)
+#define TCR_EL1_EPD1 (1 << 23)
+#define TCR_EL1_IRGN1_SHIFT 24
+#define TCR_EL1_ORGN1_SHIFT 26
+#define TCR_EL1_SH1_SHIFT 28
+#define TCR_EL1_TG1_SHIFT 30
+#define TCR_EL1_IPS_SHIFT 32
+#define TCR_EL1_AS (1 << 36)
+#define TCR_EL1_TBI0 (1 << 37)
+#define TCR_EL1_TBI1 (1 << 38)
+
+//
+// Stage 1 Translation Table descriptor fields
+//
+#define TT_S1_ATTR_FAULT (0b00 << 0)
+#define TT_S1_ATTR_BLOCK (0b01 << 0) // Level 1/2
+#define TT_S1_ATTR_TABLE (0b11 << 0) // Level 0/1/2
+#define TT_S1_ATTR_PAGE (0b11 << 0) // Level 3
+
+#define TT_S1_ATTR_MATTR_LSB 2
+
+#define TT_S1_ATTR_NS (1 << 5)
+
+#define TT_S1_ATTR_AP_RW_PL1 (0b00 << 6)
+#define TT_S1_ATTR_AP_RW_ANY (0b01 << 6)
+#define TT_S1_ATTR_AP_RO_PL1 (0b10 << 6)
+#define TT_S1_ATTR_AP_RO_ANY (0b11 << 6)
+
+#define TT_S1_ATTR_SH_NONE (0b00 << 8)
+#define TT_S1_ATTR_SH_OUTER (0b10 << 8)
+#define TT_S1_ATTR_SH_INNER (0b11 << 8)
+
+#define TT_S1_ATTR_AF (1 << 10)
+#define TT_S1_ATTR_nG (1 << 11)
+
+// OA bits [15:12] - If Armv8.2-LPA is implemented, bits[15:12] are bits[51:48]
+// and bits[47:16] are bits[47:16] of the output address for a page of memory
+
+#define TT_S1_ATTR_nT (1 << 16) // Present if Armv8.4-TTRem is implemented, otherwise RES0
+
+#define TT_S1_ATTR_DBM (1 << 51) // Present if Armv8.1-TTHM is implemented, otherwise RES0
+
+#define TT_S1_ATTR_CONTIG (1 << 52)
+#define TT_S1_ATTR_PXN (1 << 53)
+#define TT_S1_ATTR_UXN (1 << 54)
+
+// PBHA bits[62:59] - If Armv8.2-TTPBHA is implemented, hardware can use these bits
+// for IMPLEMENTATIONDEFINED purposes, otherwise IGNORED
+
+#define TT_S1_MAIR_DEV_nGnRnE 0b00000000
+#define TT_S1_MAIR_DEV_nGnRE 0b00000100
+#define TT_S1_MAIR_DEV_nGRE 0b00001000
+#define TT_S1_MAIR_DEV_GRE 0b00001100
+
+//
+// Inner and Outer Normal memory attributes use the same bit patterns
+// Outer attributes just need to be shifted up
+//
+#define TT_S1_MAIR_OUTER_SHIFT 4
+
+#define TT_S1_MAIR_WT_TRANS_RA 0b0010
+
+#define TT_S1_MAIR_WB_TRANS_RA 0b0110
+#define TT_S1_MAIR_WB_TRANS_RWA 0b0111
+
+#define TT_S1_MAIR_WT_RA 0b1010
+
+#define TT_S1_MAIR_WB_RA 0b1110
+#define TT_S1_MAIR_WB_RWA 0b1111
+
+#endif // V8_MMU_H
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_system.h b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_system.h
new file mode 100644
index 00000000..a62d2a33
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_system.h
@@ -0,0 +1,115 @@
+//
+// Defines for v8 System Registers
+//
+// Copyright (c) 2012-2016 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#ifndef V8_SYSTEM_H
+#define V8_SYSTEM_H
+
+//
+// AArch64 SPSR
+//
+#define AARCH64_SPSR_EL3h 0b1101
+#define AARCH64_SPSR_EL3t 0b1100
+#define AARCH64_SPSR_EL2h 0b1001
+#define AARCH64_SPSR_EL2t 0b1000
+#define AARCH64_SPSR_EL1h 0b0101
+#define AARCH64_SPSR_EL1t 0b0100
+#define AARCH64_SPSR_EL0t 0b0000
+#define AARCH64_SPSR_RW (1 << 4)
+#define AARCH64_SPSR_F (1 << 6)
+#define AARCH64_SPSR_I (1 << 7)
+#define AARCH64_SPSR_A (1 << 8)
+#define AARCH64_SPSR_D (1 << 9)
+#define AARCH64_SPSR_IL (1 << 20)
+#define AARCH64_SPSR_SS (1 << 21)
+#define AARCH64_SPSR_V (1 << 28)
+#define AARCH64_SPSR_C (1 << 29)
+#define AARCH64_SPSR_Z (1 << 30)
+#define AARCH64_SPSR_N (1 << 31)
+
+//
+// Multiprocessor Affinity Register
+//
+#define MPIDR_EL1_AFF3_LSB 32
+#define MPIDR_EL1_U (1 << 30)
+#define MPIDR_EL1_MT (1 << 24)
+#define MPIDR_EL1_AFF2_LSB 16
+#define MPIDR_EL1_AFF1_LSB 8
+#define MPIDR_EL1_AFF0_LSB 0
+#define MPIDR_EL1_AFF_WIDTH 8
+
+//
+// Data Cache Zero ID Register
+//
+#define DCZID_EL0_BS_LSB 0
+#define DCZID_EL0_BS_WIDTH 4
+#define DCZID_EL0_DZP_LSB 5
+#define DCZID_EL0_DZP (1 << 5)
+
+//
+// System Control Register
+//
+#define SCTLR_EL1_UCI (1 << 26)
+#define SCTLR_ELx_EE (1 << 25)
+#define SCTLR_EL1_E0E (1 << 24)
+#define SCTLR_ELx_WXN (1 << 19)
+#define SCTLR_EL1_nTWE (1 << 18)
+#define SCTLR_EL1_nTWI (1 << 16)
+#define SCTLR_EL1_UCT (1 << 15)
+#define SCTLR_EL1_DZE (1 << 14)
+#define SCTLR_ELx_I (1 << 12)
+#define SCTLR_EL1_UMA (1 << 9)
+#define SCTLR_EL1_SED (1 << 8)
+#define SCTLR_EL1_ITD (1 << 7)
+#define SCTLR_EL1_THEE (1 << 6)
+#define SCTLR_EL1_CP15BEN (1 << 5)
+#define SCTLR_EL1_SA0 (1 << 4)
+#define SCTLR_ELx_SA (1 << 3)
+#define SCTLR_ELx_C (1 << 2)
+#define SCTLR_ELx_A (1 << 1)
+#define SCTLR_ELx_M (1 << 0)
+
+//
+// Architectural Feature Access Control Register
+//
+#define CPACR_EL1_TTA (1 << 28)
+#define CPACR_EL1_FPEN (3 << 20)
+
+//
+// Architectural Feature Trap Register
+//
+#define CPTR_ELx_TCPAC (1 << 31)
+#define CPTR_ELx_TTA (1 << 20)
+#define CPTR_ELx_TFP (1 << 10)
+
+//
+// Secure Configuration Register
+//
+#define SCR_EL3_TWE (1 << 13)
+#define SCR_EL3_TWI (1 << 12)
+#define SCR_EL3_ST (1 << 11)
+#define SCR_EL3_RW (1 << 10)
+#define SCR_EL3_SIF (1 << 9)
+#define SCR_EL3_HCE (1 << 8)
+#define SCR_EL3_SMD (1 << 7)
+#define SCR_EL3_EA (1 << 3)
+#define SCR_EL3_FIQ (1 << 2)
+#define SCR_EL3_IRQ (1 << 1)
+#define SCR_EL3_NS (1 << 0)
+
+//
+// Hypervisor Configuration Register
+//
+#define HCR_EL2_ID (1 << 33)
+#define HCR_EL2_CD (1 << 32)
+#define HCR_EL2_RW (1 << 31)
+#define HCR_EL2_TRVM (1 << 30)
+#define HCR_EL2_HVC (1 << 29)
+#define HCR_EL2_TDZ (1 << 28)
+
+#endif // V8_SYSTEM_H
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_utils.S b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_utils.S
new file mode 100644
index 00000000..888892a0
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/v8_utils.S
@@ -0,0 +1,69 @@
+//
+// Simple utility routines for baremetal v8 code
+//
+// Copyright (c) 2013-2017 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+//
+
+#include "v8_system.h"
+
+ .text
+ .cfi_sections .debug_frame // put stack frame info into .debug_frame instead of .eh_frame
+
+//
+// void *ZeroBlock(void *blockPtr, unsigned int nBytes)
+//
+// Zero fill a block of memory
+// Fill memory pages or similar structures with zeros.
+// The byte count must be a multiple of the block fill size (16 bytes)
+//
+// Inputs:
+// blockPtr - base address of block to fill
+// nBytes - block size, in bytes
+//
+// Returns:
+// pointer to just filled block, NULL if nBytes is
+// incompatible with block fill size
+//
+ .global ZeroBlock
+ .type ZeroBlock, "function"
+ .cfi_startproc
+ZeroBlock:
+
+ //
+ // we fill data by steam, 16 bytes at a time: check that
+ // blocksize is a multiple of that
+ //
+ ubfx x2, x1, #0, #4
+ cbnz x2, incompatible
+
+ //
+ // we already have one register full of zeros, get another
+ //
+ mov x3, x2
+
+ //
+ // OK, set temporary pointer and away we go
+ //
+ add x0, x0, x1
+
+loop0:
+ subs x1, x1, #16
+ stp x2, x3, [x0, #-16]!
+ b.ne loop0
+
+ //
+ // that's all - x0 will be back to its start value
+ //
+ ret
+
+ //
+ // parameters are incompatible with block size - return
+ // an indication that this is so
+ //
+incompatible:
+ mov x0,#0
+ ret
+ .cfi_endproc
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/vectors.S b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/vectors.S
new file mode 100644
index 00000000..7784f98e
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/vectors.S
@@ -0,0 +1,252 @@
+// ------------------------------------------------------------
+// Armv8-A Vector tables
+//
+// Copyright (c) 2014-2016 Arm Limited (or its affiliates). All rights reserved.
+// Use, modification and redistribution of this file is subject to your possession of a
+// valid End User License Agreement for the Arm Product of which these examples are part of
+// and your compliance with all applicable terms and conditions of such licence agreement.
+// ------------------------------------------------------------
+
+
+ .global el1_vectors
+ .global el2_vectors
+ .global el3_vectors
+ .global c0sync1
+ .global irqHandler
+ .global fiqHandler
+ .global irqFirstLevelHandler
+ .global fiqFirstLevelHandler
+
+ .section EL1VECTORS, "ax"
+ .align 11
+
+//
+// Current EL with SP0
+//
+el1_vectors:
+c0sync1: B c0sync1
+
+ .balign 0x80
+c0irq1: B irqFirstLevelHandler
+
+ .balign 0x80
+c0fiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+c0serr1: B c0serr1
+
+//
+// Current EL with SPx
+//
+ .balign 0x80
+cxsync1: B cxsync1
+
+ .balign 0x80
+cxirq1: B irqFirstLevelHandler
+
+ .balign 0x80
+cxfiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+cxserr1: B cxserr1
+
+//
+// Lower EL using AArch64
+//
+ .balign 0x80
+l64sync1: B l64sync1
+
+ .balign 0x80
+l64irq1: B irqFirstLevelHandler
+
+ .balign 0x80
+l64fiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+l64serr1: B l64serr1
+
+//
+// Lower EL using AArch32
+//
+ .balign 0x80
+l32sync1: B l32sync1
+
+ .balign 0x80
+l32irq1: B irqFirstLevelHandler
+
+ .balign 0x80
+l32fiq1: B fiqFirstLevelHandler
+
+ .balign 0x80
+l32serr1: B l32serr1
+
+//----------------------------------------------------------------
+
+ .section EL2VECTORS, "ax"
+ .align 11
+
+//
+// Current EL with SP0
+//
+el2_vectors:
+c0sync2: B c0sync2
+
+ .balign 0x80
+c0irq2: B irqFirstLevelHandler
+
+ .balign 0x80
+c0fiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+c0serr2: B c0serr2
+
+//
+// Current EL with SPx
+//
+ .balign 0x80
+cxsync2: B cxsync2
+
+ .balign 0x80
+cxirq2: B irqFirstLevelHandler
+
+ .balign 0x80
+cxfiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+cxserr2: B cxserr2
+
+//
+// Lower EL using AArch64
+//
+ .balign 0x80
+l64sync2: B l64sync2
+
+ .balign 0x80
+l64irq2: B irqFirstLevelHandler
+
+ .balign 0x80
+l64fiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+l64serr2: B l64serr2
+
+//
+// Lower EL using AArch32
+//
+ .balign 0x80
+l32sync2: B l32sync2
+
+ .balign 0x80
+l32irq2: B irqFirstLevelHandler
+
+ .balign 0x80
+l32fiq2: B fiqFirstLevelHandler
+
+ .balign 0x80
+l32serr2: B l32serr2
+
+//----------------------------------------------------------------
+
+ .section EL3VECTORS, "ax"
+ .align 11
+
+//
+// Current EL with SP0
+//
+el3_vectors:
+c0sync3: B c0sync3
+
+ .balign 0x80
+c0irq3: B irqFirstLevelHandler
+
+ .balign 0x80
+c0fiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+c0serr3: B c0serr3
+
+//
+// Current EL with SPx
+//
+ .balign 0x80
+cxsync3: B cxsync3
+
+ .balign 0x80
+cxirq3: B irqFirstLevelHandler
+
+ .balign 0x80
+cxfiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+cxserr3: B cxserr3
+
+//
+// Lower EL using AArch64
+//
+ .balign 0x80
+l64sync3: B l64sync3
+
+ .balign 0x80
+l64irq3: B irqFirstLevelHandler
+
+ .balign 0x80
+l64fiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+l64serr3: B l64serr3
+
+//
+// Lower EL using AArch32
+//
+ .balign 0x80
+l32sync3: B l32sync3
+
+ .balign 0x80
+l32irq3: B irqFirstLevelHandler
+
+ .balign 0x80
+l32fiq3: B fiqFirstLevelHandler
+
+ .balign 0x80
+l32serr3: B l32serr3
+
+
+ .section InterruptHandlers, "ax"
+ .balign 4
+
+ .type irqFirstLevelHandler, "function"
+irqFirstLevelHandler:
+ MSR SPSel, 0
+ STP x29, x30, [sp, #-16]!
+ BL _tx_thread_context_save
+ BL irqHandler
+ B _tx_thread_context_restore
+
+ .type fiqFirstLevelHandler, "function"
+fiqFirstLevelHandler:
+ STP x29, x30, [sp, #-16]!
+ STP x18, x19, [sp, #-16]!
+ STP x16, x17, [sp, #-16]!
+ STP x14, x15, [sp, #-16]!
+ STP x12, x13, [sp, #-16]!
+ STP x10, x11, [sp, #-16]!
+ STP x8, x9, [sp, #-16]!
+ STP x6, x7, [sp, #-16]!
+ STP x4, x5, [sp, #-16]!
+ STP x2, x3, [sp, #-16]!
+ STP x0, x1, [sp, #-16]!
+
+ BL fiqHandler
+
+ LDP x0, x1, [sp], #16
+ LDP x2, x3, [sp], #16
+ LDP x4, x5, [sp], #16
+ LDP x6, x7, [sp], #16
+ LDP x8, x9, [sp], #16
+ LDP x10, x11, [sp], #16
+ LDP x12, x13, [sp], #16
+ LDP x14, x15, [sp], #16
+ LDP x16, x17, [sp], #16
+ LDP x18, x19, [sp], #16
+ LDP x29, x30, [sp], #16
+ ERET
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/tx/.cproject b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/tx/.cproject
new file mode 100644
index 00000000..3547a1d3
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/tx/.cproject
@@ -0,0 +1,200 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/tx/.project b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/tx/.project
new file mode 100644
index 00000000..10681969
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/tx/.project
@@ -0,0 +1,48 @@
+
+
+ tx
+
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.genmakebuilder
+ clean,full,incremental,
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder
+ full,incremental,
+
+
+
+
+
+ org.eclipse.cdt.core.cnature
+ org.eclipse.cdt.managedbuilder.core.managedBuildNature
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigNature
+
+
+
+ inc_generic
+ 2
+ $%7BPARENT-5-PROJECT_LOC%7D/common_smp/inc
+
+
+ inc_port
+ 2
+ $%7BPARENT-2-PROJECT_LOC%7D/inc
+
+
+ src_generic
+ 2
+ $%7BPARENT-5-PROJECT_LOC%7D/common_smp/src
+
+
+ src_port
+ 2
+ $%7BPARENT-2-PROJECT_LOC%7D/src
+
+
+
diff --git a/ports_arch/ARMv8-A/threadx_smp/ports/gnu/src/tx_initialize_low_level.S b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/src/tx_initialize_low_level.S
new file mode 100644
index 00000000..be566f7b
--- /dev/null
+++ b/ports_arch/ARMv8-A/threadx_smp/ports/gnu/src/tx_initialize_low_level.S
@@ -0,0 +1,107 @@
+/**************************************************************************/
+/* */
+/* Copyright (c) Microsoft Corporation. All rights reserved. */
+/* */
+/* This software is licensed under the Microsoft Software License */
+/* Terms for Microsoft Azure RTOS. Full text of the license can be */
+/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */
+/* and in the root directory of this software. */
+/* */
+/**************************************************************************/
+
+
+/**************************************************************************/
+/**************************************************************************/
+/** */
+/** ThreadX Component */
+/** */
+/** Initialize */
+/** */
+/**************************************************************************/
+/**************************************************************************/
+#ifdef TX_INCLUDE_USER_DEFINE_FILE
+#include "tx_user.h"
+#endif
+
+ .text
+ .align 3
+/**************************************************************************/
+/* */
+/* FUNCTION RELEASE */
+/* */
+/* _tx_initialize_low_level ARMv8-A-SMP */
+/* 6.x */
+/* AUTHOR */
+/* */
+/* William E. Lamie, Microsoft Corporation */
+/* */
+/* DESCRIPTION */
+/* */
+/* This function is responsible for any low-level processor */
+/* initialization, including setting up interrupt vectors, setting */
+/* up a periodic timer interrupt source, saving the system stack */
+/* pointer for use in ISR processing later, and finding the first */
+/* available RAM memory address for tx_application_define. */
+/* */
+/* INPUT */
+/* */
+/* None */
+/* */
+/* OUTPUT */
+/* */
+/* None */
+/* */
+/* CALLS */
+/* */
+/* None */
+/* */
+/* CALLED BY */
+/* */
+/* _tx_initialize_kernel_enter ThreadX entry function */
+/* */
+/* RELEASE HISTORY */
+/* */
+/* DATE NAME DESCRIPTION */
+/* */
+/* 09-30-2020 William E. Lamie Initial Version 6.1 */
+/* 01-31-2022 Andres Mlinar Updated comments, */
+/* resulting in version 6.1.10 */
+/* xx-xx-xxxx Tiejun Zhou Modified comment(s), added */
+/* #include tx_user.h, */
+/* resulting in version 6.x */
+/* */
+/**************************************************************************/
+// VOID _tx_initialize_low_level(VOID)
+// {
+ .global _tx_initialize_low_level
+ .type _tx_initialize_low_level, @function
+_tx_initialize_low_level:
+
+ MSR DAIFSet, 0x3 // Lockout interrupts
+
+
+ /* Save the system stack pointer. */
+ // _tx_thread_system_stack_ptr = (VOID_PTR) (sp);
+
+ LDR x0, =_tx_thread_system_stack_ptr // Pickup address of system stack ptr
+ MOV x1, sp // Pickup SP
+ SUB x1, x1, #15 //
+ BIC x1, x1, #0xF // Get 16-bit alignment
+ STR x1, [x0] // Store system stack
+
+ /* Save the first available memory address. */
+ // _tx_initialize_unused_memory = (VOID_PTR) __top_of_ram;
+
+ LDR x0, =_tx_initialize_unused_memory // Pickup address of unused memory ptr
+ LDR x1, =__top_of_ram // Pickup unused memory address - A free
+ // memory section must be setup after the
+ // heap section.
+ STR x1, [x0] // Store unused memory address
+
+ /* Done, return to caller. */
+
+ RET // Return to caller
+// }
+
+ .align 3
+
diff --git a/ports_arch/ARMv8-A/update.ps1 b/ports_arch/ARMv8-A/update.ps1
new file mode 100644
index 00000000..b37c1025
--- /dev/null
+++ b/ports_arch/ARMv8-A/update.ps1
@@ -0,0 +1,188 @@
+<#
+.SYNOPSIS
+ Update the ARMv8-A ports from the generic ARMv8-A port.
+
+.DESCRIPTION
+ Generate ports, examples and tests from common files.
+
+.EXAMPLE
+ To update the ThreadX ports for the source tree run:
+ pwsh -Command .\update.ps1 -PortSets tx -CopyCommonFiles -CopyPortFiles -CopyExample -PatchFiles
+
+ To update the ThreadX ports for the test tree run:
+ pwsh -Command .\update.ps1 -PortSets tx -CopyCommonFiles -CopyPortFiles -CopyExample -CopyValidationTest -CopyRegressionTest -PatchFiles
+
+.LINK
+ https://azure.com/rtos
+
+.NOTES
+ Author: Andres Mlinar
+ Date: 2021
+#>
+
+[CmdletBinding(PositionalBinding=$false)] Param(
+
+ [string]
+ #The script root directory, if not specified it defaults to this script's directory
+ $ScriptDir = $PSScriptRoot,
+
+ [Parameter(Mandatory)]
+ [ValidateSet(
+ "tx", "tx_smp",
+ "txm", "txm_smp"
+ )]
+ [string[]]
+ #Specify the flavor or flavors of ThreadX to generate. Options are: tx, tx_smp, txm, txm_smp
+ $PortSets,
+
+ [switch]
+ #Copy common files
+ $CopyCommonFiles = $false,
+
+ [switch]
+ #Copy port files
+ $CopyPortFiles = $false,
+
+ [switch]
+ #Copy the example
+ $CopyExample = $false,
+
+ [switch]
+ #Copy the validation tests
+ $CopyValidationTest = $false,
+
+ [switch]
+ #Copy the regression tests
+ $CopyRegressionTest = $false,
+
+ [switch]
+ #Copy port files
+ $PatchFiles = $false,
+
+ [string]
+ #The output log directory
+ $LogDir = $( Join-Path $PSScriptRoot 'log' )
+
+)
+
+Write-Host "Update the ARMv8 ports"
+
+Write-Verbose ("Script directory: $ScriptDir")
+Write-Verbose ("Port sets: $PortSets")
+Write-Verbose ("Copy common files: $CopyCommonFiles")
+Write-Verbose ("Copy port files: $CopyPortFiles")
+Write-Verbose ("Copy example: $CopyExample")
+Write-Verbose ("Copy validation test: $CopyValidationTest")
+Write-Verbose ("Copy regression test: $CopyRegressionTest")
+Write-Verbose ("Patch files: $PatchFiles")
+Write-Verbose ("LogDir: $LogDir")
+
+$cores = @("cortex_a35", "cortex_a53", "cortex_a55", "cortex_a57", "cortex_a65", "cortex_a65ae", "cortex_a72", "cortex_a73", "cortex_a75", "cortex_a76", "cortex_a76ae", "cortex_a77")
+$compilers = @("ac6", "gnu", "iar", "ghs")
+$patches = (
+ ('example_build\sample_threadx\.cproject', (
+ ('value=`"cortex-a35`"', 'value=`"cortex-$($core_short_lower)`"'),
+ ('Cortex-A35.AArch64.ARMv8.Neon.Crypto', 'Cortex-$($core_short_upper).AArch64.ARMv8.Neon.Crypto')
+ )),
+ ('example_build\tx\.cproject', (
+ ('value=`"cortex-a35`"', 'value=`"cortex-$($core_short_lower)`"'),
+ ('Cortex-A35.AArch64.ARMv8.Neon.Crypto', 'Cortex-$($core_short_upper).AArch64.ARMv8.Neon.Crypto')
+ )),
+ ('example_build\sample_threadx\sample_threadx.launch', (
+ ('Debug Cortex-A35', 'Debug Cortex-$($core_short_upper)'),
+ ('Base_A35x1', 'Base_$($core_short_upper)x1'),
+ ('base_A35x1', 'base_$($core_short_lower)x1'),
+ ('FVP_Base_Cortex-A35x1', 'FVP_Base_Cortex-$($core_short_upper)x1'),
+ ('Base_A35x2', 'Base_$($core_short_upper)x2'),
+ ('base_A35x2', 'base_$($core_short_lower)x2'),
+ ('FVP_Base_Cortex-A35x2', 'FVP_Base_Cortex-$($core_short_upper)x2'),
+ ('Base_A35x4', 'Base_$($core_short_upper)x4'),
+ ('base_A35x4', 'base_$($core_short_lower)x4'),
+ ('FVP_Base_Cortex-A35x4', 'FVP_Base_Cortex-$($core_short_upper)x4')
+ ))
+)
+
+# Create the log directory if it doesn't already exists
+If (-Not (Test-Path -Path $LogDir -PathType Container)) {
+ $LogDirObject = New-Item -Path $LogDir -ItemType Directory
+}
+
+Function Copy-FilesVerbose {
+ [CmdletBinding()] Param (
+ [string] $source,
+ [string] $destination_directory
+ )
+ Write-Verbose ("Copying common files...")
+ Write-Verbose ("Copy: " + $source + " -> " + $destination_directory)
+ Copy-Item -Path $source -Destination $destination_directory -Recurse -Force
+ Write-Verbose("Done.")
+}
+
+ForEach ($PortSet in $PortSets) {
+ ForEach ($core in $cores) {
+ Switch ($PortSet) {
+ "tx" { $core_directory = "..\..\ports\" + $core }
+ "tx_smp" { $core_directory = "..\..\ports_smp\" + $core + "_smp" }
+ "txm" { $core_directory = "..\..\ports_module\" + $core }
+ "txm_smp" { $core_directory = "..\..\ports_module_smp\" + $core + "_smp" }
+ Default {}
+ }
+ ForEach ($compiler in $compilers) {
+ $compiler_directory = $core_directory + "\" + $compiler
+ Write-Verbose ("Compiler directory: $compiler_directory")
+ $compiler_directory_object = New-Item -Path $compiler_directory -ItemType "directory" -Force
+
+ $destination_directory = $compiler_directory
+
+ If ($CopyCommonFiles) {
+ Copy-FilesVerbose -source "threadx\common\*" -destination_directory $destination_directory
+ }
+
+ If ($CopyPortFiles) {
+ Copy-FilesVerbose -source "threadx\ports\$compiler\*" -destination_directory $destination_directory
+ }
+
+ If ($PortSet -eq 'tx_smp') {
+ If ($CopyCommonFiles) {
+ Copy-FilesVerbose -source "threadx_smp\common\*" -destination_directory $destination_directory
+ }
+ If ($CopyPortFiles) {
+ Copy-FilesVerbose -source "threadx_smp\ports\$compiler\*" -destination_directory $destination_directory
+ }
+ }
+
+ If ($PortSet -eq 'txm') {
+ }
+
+ If ($PortSet -eq 'txm_smp') {
+ }
+
+ If ($PatchFiles) {
+ ForEach ($patch in $patches) {
+ $core_short = $core -Replace "cortex_",""
+ $core_short_upper = $core_short.ToUpper()
+ $core_short_lower = $core_short.ToLower()
+ ForEach ($patch in $patches) {
+ $path = $destination_directory + "\" + $patch[0]
+ Write-Verbose("Patching file: $path")
+ If (Test-Path -Path $path -PathType leaf) {
+ $content = Get-Content -Path $path
+ ForEach ($replacement in $patch[1]) {
+ $original = $replacement[0]
+ $substitute = $replacement[1]
+ $original = $ExecutionContext.InvokeCommand.ExpandString($original)
+ $substitute = $ExecutionContext.InvokeCommand.ExpandString($substitute)
+ Write-Verbose("`tpatch: `"$original`" -> `"$substitute`"")
+ $content = $content -creplace $original,$substitute
+ }
+ Set-Content -Path $path -Value $content -Encoding ascii
+ Write-Verbose("Patched.")
+ } Else {
+ Write-Verbose("File not found.")
+ }
+ }
+ }
+ }
+ }
+ }
+}