RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity
Files
f436fc7a18396fbc033ef5dabb63741aa3d0280e
rtems/bsps/include
History
Sebastian Huber 5cc075712e irq/arm-gicv3.h: Customize CPU Interface init 
Use the existing WRITE_SR() abstraction to access the interrupt group 0 and 1
enable registers.  This fixes the build for the AArch32 target.

Add BSP options which define the initial values of CPU Interface registers.
2022-07-12 08:26:46 +02:00
..
arm/ti
bsp/beagle: Ported Beagle pinmux driver to RTEMS
2021-03-21 12:30:48 +01:00
bsp
bsps/include: Change license to BSD-2
2022-07-11 17:14:47 -05:00
dev
irq/arm-gicv3.h: Customize CPU Interface init
2022-07-12 08:26:46 +02:00
fsl
bsps/shared: Adapt fsl-edma driver for imxrt
2021-01-21 10:17:31 +01:00
grlib
bsps/powerpc, bsps/shared: Move remaining legacy networking header files
2021-06-23 13:20:38 -06:00
libchip
bsps/include: Change license to BSD-2
2022-07-11 17:14:47 -05:00
ofw
bsps/shared/ofw: Add rtems_ofw_is_node_compatible
2021-03-21 12:30:47 +01:00
rtems
bsps/include: Change license to BSD-2
2022-07-11 17:14:47 -05:00
umon
bsps: Adjust umon Doxygen groups
2019-03-08 08:00:47 +01:00
mpci.h
bsps/include: Change license to BSD-2
2022-07-11 17:14:47 -05:00
shm_driver.h
bsps/include: Change license to BSD-2
2022-07-11 17:14:47 -05:00