forked from Imagelibrary/rtems
8a2c3af9cf
This fixes some issues in the Xilinx support code that are critical to support the Cortex-R5F cores present in my Xilinx SoCs. The imported Cortex-R5 xil_cache.c matches the existing information in bsps/shared/xil/VERSION.
23 lines
605 B
YAML
23 lines
605 B
YAML
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
|
|
build-type: objects
|
|
cflags: []
|
|
copyrights:
|
|
- Copyright (C) 2022 On-Line Applications Research (OAR)
|
|
cppflags: []
|
|
cxxflags: []
|
|
enabled-by:
|
|
- aarch64/xilinx_zynqmp_ilp32_qemu
|
|
- aarch64/xilinx_zynqmp_ilp32_zu3eg
|
|
includes: []
|
|
install:
|
|
- destination: ${BSP_INCLUDEDIR}
|
|
source:
|
|
- bsps/include/xil/arm/ARMv8/32bit/xil_cache.h
|
|
- bsps/include/xil/arm/ARMv8/32bit/xil_exception.h
|
|
- bsps/include/xil/arm/ARMv8/32bit/xpseudo_asm.h
|
|
- bsps/include/xil/arm/ARMv8/32bit/xreg_cortexa53.h
|
|
links: []
|
|
source:
|
|
- bsps/shared/xil/arm/ARMv8/xil_cache.c
|
|
type: build
|