Sebastian Huber
5cc075712e
irq/arm-gicv3.h: Customize CPU Interface init
...
Use the existing WRITE_SR() abstraction to access the interrupt group 0 and 1
enable registers. This fixes the build for the AArch32 target.
Add BSP options which define the initial values of CPU Interface registers.
2022-07-12 08:26:46 +02:00
..
2022-01-15 19:49:41 +01:00
2022-06-14 08:14:39 +02:00
2022-07-04 08:29:52 +02:00
2021-11-30 08:17:29 +01:00
2022-07-04 08:29:52 +02:00
2021-11-30 08:17:29 +01:00
2022-07-12 08:26:46 +02:00
2021-11-30 08:17:29 +01:00
2022-06-09 09:04:40 +02:00
2022-01-15 19:49:41 +01:00
2022-07-04 08:29:52 +02:00
2022-07-04 08:29:52 +02:00
2022-07-04 08:29:52 +02:00
2022-07-04 08:29:52 +02:00
2022-07-04 08:29:52 +02:00
2022-01-15 19:49:41 +01:00
2022-07-04 08:29:52 +02:00
2021-11-30 08:17:29 +01:00
2022-07-04 08:29:52 +02:00
2022-07-04 08:29:52 +02:00
2022-07-04 08:29:52 +02:00
2022-01-15 19:49:41 +01:00
2022-07-04 08:29:52 +02:00
2022-01-15 19:49:41 +01:00
2022-07-12 08:26:46 +02:00
2021-08-18 11:25:35 +02:00
2021-08-18 11:25:35 +02:00
2021-08-18 11:25:35 +02:00
2021-08-18 11:25:35 +02:00
2021-08-18 11:25:35 +02:00
2021-08-18 11:25:35 +02:00
2021-08-18 11:25:35 +02:00
2021-08-18 11:25:35 +02:00
2021-08-18 11:25:35 +02:00
2021-08-18 11:25:35 +02:00
2021-08-18 11:25:35 +02:00