forked from Imagelibrary/rtems
* startup/bspstart.c: Add capability for bootcard.c BSP Initialization Framework to ask the BSP where it has memory for the RTEMS Workspace and C Program Heap. These collectively are referred to as work area. If the BSP supports this, then it does not have to include code to split the available memory between the two areas. This reduces the amount of code in the BSP specific bspstart.c file. Additionally, the shared framework can initialize the C Library, call rtems_debug_enable(), and dirty the work area memory. Until most/all BSPs support this new capability, if the BSP supports this, it should call RTEMS_BSP_BOOTCARD_HANDLES_RAM_ALLOCATION from its configure.ac. When the transition is complete, this autoconf macro can be removed.
324 lines
12 KiB
C
324 lines
12 KiB
C
/*===============================================================*\
|
|
| Project: RTEMS generic MPC5200 BSP |
|
|
+-----------------------------------------------------------------+
|
|
| Partially based on the code references which are named below. |
|
|
| Adaptions, modifications, enhancements and any recent parts of |
|
|
| the code are: |
|
|
| Copyright (c) 2005 |
|
|
| Embedded Brains GmbH |
|
|
| Obere Lagerstr. 30 |
|
|
| D-82178 Puchheim |
|
|
| Germany |
|
|
| rtems@embedded-brains.de |
|
|
+-----------------------------------------------------------------+
|
|
| The license and distribution terms for this file may be |
|
|
| found in the file LICENSE in this distribution or at |
|
|
| |
|
|
| http://www.rtems.com/license/LICENSE. |
|
|
| |
|
|
+-----------------------------------------------------------------+
|
|
| this file contains the BSP initialization code |
|
|
\*===============================================================*/
|
|
/***********************************************************************/
|
|
/* */
|
|
/* Module: bspstart.c */
|
|
/* Date: 07/17/2003 */
|
|
/* Purpose: RTEMS MPC5x00 C level startup code */
|
|
/* */
|
|
/*---------------------------------------------------------------------*/
|
|
/* */
|
|
/* Description: This routine starts the application. It includes */
|
|
/* application, board, and monitor specific */
|
|
/* initialization and configuration. The generic CPU */
|
|
/* dependent initialization has been performed before */
|
|
/* this routine is invoked. */
|
|
/* */
|
|
/*---------------------------------------------------------------------*/
|
|
/* */
|
|
/* Code */
|
|
/* References: MPC8260ads C level startup code */
|
|
/* Module: bspstart.c */
|
|
/* Project: RTEMS 4.6.0pre1 / MCF8260ads BSP */
|
|
/* Version 1.2 */
|
|
/* Date: 04/17/2002 */
|
|
/* */
|
|
/* Author(s) / Copyright(s): */
|
|
/* */
|
|
/* The MPC860 specific stuff was written by Jay Monkman */
|
|
/* (jmonkman@frasca.com) */
|
|
/* */
|
|
/* Modified for the MPC8260ADS board by Andy Dachs */
|
|
/* <a.dachs@sstl.co.uk> */
|
|
/* Surrey Satellite Technology Limited, 2001 */
|
|
/* A 40MHz system clock is assumed. */
|
|
/* The PON. RST.CONF. Dip switches (DS1) are */
|
|
/* 1 - Off */
|
|
/* 2 - On */
|
|
/* 3 - Off */
|
|
/* 4 - On */
|
|
/* 5 - Off */
|
|
/* 6 - Off */
|
|
/* 7 - Off */
|
|
/* 8 - Off */
|
|
/* Dip switches on DS2 and DS3 are all set to ON */
|
|
/* The LEDs on the board are used to signal panic and fatal_error */
|
|
/* conditions. */
|
|
/* The mmu is unused at this time. */
|
|
/* */
|
|
/* COPYRIGHT (c) 1989-2007. */
|
|
/* On-Line Applications Research Corporation (OAR). */
|
|
/* */
|
|
/* The license and distribution terms for this file may be */
|
|
/* found in found in the file LICENSE in this distribution or at */
|
|
/* http://www.rtems.com/license/LICENSE. */
|
|
/* */
|
|
/*---------------------------------------------------------------------*/
|
|
/* */
|
|
/* Partially based on the code references which are named above. */
|
|
/* Adaptions, modifications, enhancements and any recent parts of */
|
|
/* the code are under the right of */
|
|
/* */
|
|
/* IPR Engineering, Dachauer Straße 38, D-80335 München */
|
|
/* Copyright(C) 2003 */
|
|
/* */
|
|
/*---------------------------------------------------------------------*/
|
|
/* */
|
|
/* IPR Engineering makes no representation or warranties with */
|
|
/* respect to the performance of this computer program, and */
|
|
/* specifically disclaims any responsibility for any damages, */
|
|
/* special or consequential, connected with the use of this program. */
|
|
/* */
|
|
/*---------------------------------------------------------------------*/
|
|
/* */
|
|
/* Version history: 1.0 */
|
|
/* */
|
|
/***********************************************************************/
|
|
|
|
#include <bsp.h>
|
|
|
|
#include <rtems/libio.h>
|
|
#include <rtems/libcsupport.h>
|
|
#include <rtems/powerpc/powerpc.h>
|
|
#include <rtems/score/thread.h>
|
|
|
|
#include <rtems/bspIo.h>
|
|
#include <libcpu/cpuIdent.h>
|
|
#include <libcpu/spr.h>
|
|
#include "../irq/irq.h"
|
|
|
|
#include <string.h>
|
|
|
|
#if defined(HAS_UBOOT)
|
|
bd_t *uboot_bdinfo_ptr = (bd_t *)1; /* will be overwritten from startup code */
|
|
bd_t uboot_bdinfo_copy; /* will be overwritten with copy of bdinfo */
|
|
#endif
|
|
|
|
SPR_RW(SPRG0)
|
|
SPR_RW(SPRG1)
|
|
|
|
extern unsigned long intrStackPtr;
|
|
|
|
/*
|
|
* Driver configuration parameters
|
|
*/
|
|
uint32_t bsp_clicks_per_usec;
|
|
|
|
/*
|
|
* Use the shared implementations of the following routines.
|
|
* Look in rtems/c/src/lib/libbsp/shared/bsplibc.c.
|
|
*/
|
|
void bsp_libc_init( void *, uint32_t, int );
|
|
extern void initialize_exceptions(void);
|
|
extern void cpu_init(void);
|
|
|
|
void BSP_panic(char *s)
|
|
{
|
|
printk("%s PANIC %s\n",_RTEMS_version, s);
|
|
__asm__ __volatile ("sc");
|
|
}
|
|
|
|
void _BSP_Fatal_error(unsigned int v)
|
|
{
|
|
printk("%s PANIC ERROR %x\n",_RTEMS_version, v);
|
|
__asm__ __volatile ("sc");
|
|
}
|
|
|
|
/*
|
|
* Function: bsp_pretasking_hook
|
|
* Created: 95/03/10
|
|
*
|
|
* Description:
|
|
* BSP pretasking hook. Called just before drivers are initialized.
|
|
* Used to setup libc and install any BSP extensions.
|
|
*
|
|
* NOTES:
|
|
* Must not use libc (to do io) from here, since drivers are
|
|
* not yet initialized.
|
|
*
|
|
*/
|
|
|
|
void
|
|
bsp_pretasking_hook(void)
|
|
{
|
|
/*
|
|
* These are assigned addresses in the linkcmds file for the BSP. This
|
|
* approach is better than having these defined as manifest constants and
|
|
* compiled into the kernel, but it is still not ideal when dealing with
|
|
* multiprocessor configuration in which each board as a different memory
|
|
* map. A better place for defining these symbols might be the makefiles.
|
|
* Consideration should also be given to developing an approach in which
|
|
* the kernel and the application can be linked and burned into ROM
|
|
* independently of each other.
|
|
*/
|
|
|
|
#if defined(HAS_UBOOT)
|
|
extern unsigned char _HeapStart;
|
|
|
|
bsp_libc_init( &_HeapStart,
|
|
uboot_bdinfo_ptr->bi_memstart
|
|
+ uboot_bdinfo_ptr->bi_memsize
|
|
- (uint32_t)&_HeapStart
|
|
, 0 );
|
|
#else
|
|
extern unsigned char _HeapStart;
|
|
extern unsigned char _HeapEnd;
|
|
|
|
bsp_libc_init( &_HeapStart, &_HeapEnd - &_HeapStart, 0 );
|
|
#endif
|
|
}
|
|
|
|
void bsp_predriver_hook(void)
|
|
{
|
|
#if 0
|
|
init_RTC();
|
|
|
|
init_PCI();
|
|
initialize_universe();
|
|
initialize_PCI_bridge ();
|
|
|
|
#if (HAS_PMC_PSC8)
|
|
initialize_PMC();
|
|
#endif
|
|
|
|
/*
|
|
* Initialize Bsp General purpose vector table.
|
|
*/
|
|
initialize_external_exception_vector();
|
|
|
|
#if (0)
|
|
/*
|
|
* XXX - Modify this to write a 48000000 (loop to self) command
|
|
* to each interrupt location. This is better for debug.
|
|
*/
|
|
bsp_spurious_initialize();
|
|
#endif
|
|
|
|
#endif
|
|
}
|
|
|
|
void bsp_start(void)
|
|
{
|
|
extern void *_WorkspaceBase;
|
|
ppc_cpu_id_t myCpu;
|
|
ppc_cpu_revision_t myCpuRevision;
|
|
register unsigned char* intrStack;
|
|
|
|
/*
|
|
* Get CPU identification dynamically. Note that the get_ppc_cpu_type() function
|
|
* store the result in global variables so that it can be used latter...
|
|
*/
|
|
myCpu = get_ppc_cpu_type();
|
|
myCpuRevision = get_ppc_cpu_revision();
|
|
|
|
#if defined(HAS_UBOOT)
|
|
uboot_bdinfo_copy = *uboot_bdinfo_ptr;
|
|
uboot_bdinfo_ptr = &uboot_bdinfo_copy;
|
|
#endif
|
|
|
|
#if defined(HAS_UBOOT) && defined(SHOW_MORE_INIT_SETTINGS)
|
|
{
|
|
void dumpUBootBDInfo( bd_t * );
|
|
dumpUBootBDInfo( uboot_bdinfo_ptr );
|
|
}
|
|
#endif
|
|
|
|
cpu_init();
|
|
|
|
/*
|
|
* Initialize some SPRG registers related to irq handling
|
|
*/
|
|
|
|
intrStack = (((unsigned char*)&intrStackPtr) - PPC_MINIMUM_STACK_FRAME_SIZE);
|
|
|
|
_write_SPRG1((unsigned int)intrStack);
|
|
|
|
/* Signal them that this BSP has fixed PR288 - eventually, this should go away */
|
|
_write_SPRG0(PPC_BSP_HAS_FIXED_PR288);
|
|
|
|
bsp_clicks_per_usec = (IPB_CLOCK/1000000);
|
|
|
|
/*
|
|
* Install our own set of exception vectors
|
|
*/
|
|
|
|
initialize_exceptions();
|
|
|
|
/*
|
|
* Enable instruction and data caches. Do not force writethrough mode.
|
|
*/
|
|
#if INSTRUCTION_CACHE_ENABLE
|
|
rtems_cache_enable_instruction();
|
|
#endif
|
|
#if DATA_CACHE_ENABLE
|
|
rtems_cache_enable_data();
|
|
#endif
|
|
|
|
/*
|
|
* Need to "allocate" the memory for the RTEMS Workspace and
|
|
* tell the RTEMS configuration where it is. This memory is
|
|
* not malloc'ed. It is just "pulled from the air".
|
|
*/
|
|
Configuration.work_space_start = (void *)&_WorkspaceBase;
|
|
#ifdef SHOW_MORE_INIT_SETTINGS
|
|
printk( "workspace=%p\n", Configuration.work_space_start );
|
|
printk( "workspace size=%d\n", Configuration.work_space_size );
|
|
#endif
|
|
|
|
/*
|
|
* Initalize RTEMS IRQ system
|
|
*/
|
|
BSP_rtems_irq_mng_init(0);
|
|
|
|
#if (BENCHMARK_IRQ_PROCESSING == 1)
|
|
{
|
|
void BSP_initialize_IRQ_Timing(void);
|
|
BSP_initialize_IRQ_Timing();
|
|
}
|
|
#endif
|
|
|
|
#ifdef SHOW_MORE_INIT_SETTINGS
|
|
printk("Exit from bspstart\n");
|
|
#endif
|
|
|
|
}
|
|
|
|
/*
|
|
*
|
|
* _Thread_Idle_body
|
|
*
|
|
* Replaces the one in c/src/exec/score/src/threadidlebody.c
|
|
* The MSR[POW] bit is set to put the CPU into the low power mode
|
|
* defined in HID0. HID0 is set during starup in start.S.
|
|
*
|
|
*/
|
|
Thread _Thread_Idle_body(uint32_t ignored)
|
|
{
|
|
for(;;) {
|
|
asm volatile(
|
|
"mfmsr 3; oris 3,3,4; sync; mtmsr 3; isync; ori 3,3,0; ori 3,3,0"
|
|
);
|
|
}
|
|
return 0;
|
|
}
|
|
|