forked from Imagelibrary/rtems
This moves the zynq-uart driver from bsps/arm/shared to bsps/shared to accomodate use by AArch64 BSPs.
100 lines
2.8 KiB
C
100 lines
2.8 KiB
C
/**
|
|
* @file
|
|
* @ingroup RTEMSBSPsARMZynq
|
|
* @brief Global BSP definitions.
|
|
*/
|
|
|
|
/*
|
|
* SPDX-License-Identifier: BSD-2-Clause
|
|
*
|
|
* Copyright (C) 2013, 2014 embedded brains GmbH
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef LIBBSP_ARM_XILINX_ZYNQ_BSP_H
|
|
#define LIBBSP_ARM_XILINX_ZYNQ_BSP_H
|
|
|
|
/**
|
|
* @defgroup RTEMSBSPsARMZynq Xilinx Zynq
|
|
*
|
|
* @ingroup RTEMSBSPsARM
|
|
*
|
|
* @brief Xilinx Zynq Board Support Package.
|
|
*
|
|
* @{
|
|
*/
|
|
|
|
#include <bspopts.h>
|
|
|
|
#define BSP_FEATURE_IRQ_EXTENSION
|
|
|
|
#ifndef ASM
|
|
|
|
#include <rtems.h>
|
|
|
|
#include <bsp/default-initial-extension.h>
|
|
#include <bsp/start.h>
|
|
#include <dev/serial/zynq-uart.h>
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif /* __cplusplus */
|
|
|
|
#define BSP_ARM_A9MPCORE_SCU_BASE 0xf8f00000
|
|
|
|
#define BSP_ARM_GIC_CPUIF_BASE 0xf8f00100
|
|
|
|
#define BSP_ARM_A9MPCORE_GT_BASE 0xf8f00200
|
|
|
|
#define BSP_ARM_A9MPCORE_PT_BASE 0xf8f00600
|
|
|
|
#define BSP_ARM_GIC_DIST_BASE 0xf8f01000
|
|
|
|
#define BSP_ARM_L2C_310_BASE 0xf8f02000
|
|
|
|
#define BSP_ARM_L2C_310_ID 0x410000c8
|
|
|
|
extern zynq_uart_context zynq_uart_instances[2];
|
|
|
|
/**
|
|
* @brief Zynq specific set up of the MMU.
|
|
*
|
|
* Provide in the application to override
|
|
* the defaults in the BSP. Note the defaults do not map in the GP0 and GP1
|
|
* AXI ports. You should add the specific regions that map into your
|
|
* PL rather than just open the whole of the GP[01] address space up.
|
|
*/
|
|
BSP_START_TEXT_SECTION void zynq_setup_mmu_and_cache(void);
|
|
|
|
uint32_t zynq_clock_cpu_1x(void);
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif /* __cplusplus */
|
|
|
|
#endif /* ASM */
|
|
|
|
/** @} */
|
|
|
|
#endif /* LIBBSP_ARM_XILINX_ZYNQ_BSP_H */
|