forked from Imagelibrary/rtems
c5ed14844e
* rtems/score/armv7m.h, armv7m-context-initialize.c, armv7m-context-restore.c, armv7m-context-switch.c, armv7m-exception-handler-get.c, armv7m-exception-handler-set.c, armv7m-exception-priority-get.c, armv7m-exception-priority-set.c, armv7m-initialize.c, armv7m-isr-dispatch.c, armv7m-isr-enter-leave.c, armv7m-isr-level-get.c, armv7m-isr-level-set.c, armv7m-isr-vector-install.c, armv7m-multitasking-start-stop.c: New files. * Makefile.am, preinstall.am: Reflect changes above. * rtems/score/arm.h: Define ARM_MULTILIB_ARCH_V4 and ARM_MULTILIB_ARCH_V7M. * rtems/score/cpu.h, cpu_asm.S, cpu.c, arm_exc_abort.S, arm_exc_handler_high.c, arm_exc_handler_low.S, arm_exc_interrupt.S: Define CPU_HAS_HARDWARE_INTERRUPT_STACK to FALSE. Use ARM_MULTILIB_ARCH_V4 and ARM_MULTILIB_ARCH_V7M.
50 lines
1.2 KiB
C
50 lines
1.2 KiB
C
/*
|
|
* Copyright (c) 2011 Sebastian Huber. All rights reserved.
|
|
*
|
|
* embedded brains GmbH
|
|
* Obere Lagerstr. 30
|
|
* 82178 Puchheim
|
|
* Germany
|
|
* <rtems@embedded-brains.de>
|
|
*
|
|
* The license and distribution terms for this file may be
|
|
* found in the file LICENSE in this distribution or at
|
|
* http://www.rtems.com/license/LICENSE.
|
|
*/
|
|
|
|
#ifdef HAVE_CONFIG_H
|
|
#include "config.h"
|
|
#endif
|
|
|
|
#include <rtems/score/percpu.h>
|
|
|
|
#ifdef ARM_MULTILIB_ARCH_V7M
|
|
|
|
#include <rtems/score/armv7m.h>
|
|
|
|
void __attribute__((naked)) _CPU_Context_switch(
|
|
Context_Control *executing,
|
|
Context_Control *heir
|
|
)
|
|
{
|
|
__asm__ volatile (
|
|
"movw r2, #:lower16:_Per_CPU_Information\n"
|
|
"movt r2, #:upper16:_Per_CPU_Information\n"
|
|
"ldr r3, [r2, %[isrpcpuoff]]\n"
|
|
"stm r0, {r4-r11, lr}\n"
|
|
"str sp, [r0, %[spctxoff]]\n"
|
|
"str r3, [r0, %[isrctxoff]]\n"
|
|
"ldr r3, [r1, %[isrctxoff]]\n"
|
|
"ldr sp, [r1, %[spctxoff]]\n"
|
|
"ldm r1, {r4-r11, lr}\n"
|
|
"str r3, [r2, %[isrpcpuoff]]\n"
|
|
"bx lr\n"
|
|
:
|
|
: [spctxoff] "J" (offsetof(Context_Control, register_sp)),
|
|
[isrctxoff] "J" (offsetof(Context_Control, isr_nest_level)),
|
|
[isrpcpuoff] "J" (offsetof(Per_CPU_Control, isr_nest_level))
|
|
);
|
|
}
|
|
|
|
#endif /* ARM_MULTILIB_ARCH_V7M */
|