Files
rtems/cpukit/score/cpu
Sebastian Huber faaffbd913 riscv: Use zicsr architecture extension
This is required for ISA 2.0 support, see chapter

"Zicsr", Control and Status Register (CSR) Instructions, Version 2.0

in

RISC-V Instruction Set Manual, Volume I: RISC-V User-Level ISA
2022-02-25 20:38:20 +01:00
..
2022-01-17 08:14:12 +01:00
2021-09-21 07:39:09 +02:00
2021-09-21 07:39:09 +02:00
2021-09-21 07:39:09 +02:00
2021-09-21 07:39:09 +02:00
2021-09-21 07:39:09 +02:00
2021-09-21 07:39:09 +02:00
2021-10-29 12:40:56 -05:00
2021-09-21 07:39:09 +02:00
2021-09-21 07:39:09 +02:00
2021-09-21 07:39:09 +02:00
2021-09-21 07:39:09 +02:00
2021-09-21 07:39:09 +02:00
2021-09-21 07:39:09 +02:00