Files
rtems/c/src/lib/libcpu/mips/shared/interrupts/isr_entries.S
Joel Sherrill 38c72c0fc9 2003-09-04 Joel Sherrill <joel@OARcorp.com>
* clock/ckinit.c, mongoosev/duart/mg5uart.c, mongoosev/duart/mg5uart.h,
	mongoosev/duart/mg5uart_reg.c, mongoosev/include/mongoose-v.h,
	mongoosev/vectorisrs/maxvectors.c, mongoosev/vectorisrs/vectorisrs.c,
	r46xx/vectorisrs/maxvectors.c, shared/interrupts/isr_entries.S,
	timer/timer.c, tx39/vectorisrs/maxvectors.c: URL for license changed.
2003-09-04 18:45:49 +00:00

80 lines
1.5 KiB
ArmAsm

/*
* This file contains the raw entry points for the exceptions.
*
* COPYRIGHT (c) 1989-2000.
* On-Line Applications Research Corporation (OAR).
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.com/license/LICENSE.
*
* $Id$
*/
#include <asm.h>
#include "iregdef.h"
#include "idtcpu.h"
/*
* MIPS ISA Level 1 entries
*/
#if __mips == 1
FRAME(exc_norm_code,sp,0,ra)
la k0, _ISR_Handler /* generic external int hndlr */
j k0
nop
ENDFRAME(exc_norm_code)
FRAME(exc_dbg_code,sp,0,ra)
la k0, _DBG_Handler /* debug interrupt */
j k0
nop
ENDFRAME(exc_dbg_code)
/* XXX this is dependent on IDT/SIM and needs to be addressed */
FRAME(exc_utlb_code,sp,0,ra)
la k0, (R_VEC+((48)*8))
j k0
nop
ENDFRAME(exc_utlb_code)
/*
* MIPS ISA Level 3
* XXX Again, reliance on SIM. Not good.
*/
#elif __mips == 3
FRAME(exc_tlb_code,sp,0,ra)
la k0, (R_VEC+((112)*8)) /* R4000 Sim location */
j k0
nop
ENDFRAME(exc_tlb_code)
FRAME(exc_xtlb_code,sp,0,ra)
la k0, (R_VEC+((112)*8)) /* R4000 Sim location */
j k0
nop
ENDFRAME(exc_xtlb_code)
FRAME(exc_cache_code,sp,0,ra)
la k0, (R_VEC+((112)*8)) /* R4000 Sim location */
j k0
nop
ENDFRAME(exc_cache_code)
FRAME(exc_norm_code,sp,0,ra)
la k0, _ISR_Handler /* generic external int hndlr */
j k0
nop
ENDFRAME(exc_norm_code)
#else
#error "isr_entries.S: ISA support problem"
#endif