forked from Imagelibrary/rtems
bsps/arm/include: Add include to core_cm33.h CMSIS
Include armv7m_cachel1.h in core_cm33.h file to allow access to cache functions. Co-authored-by: Christian Mauderer <christian.mauderer@embedded-brains.de>
This commit is contained in:
@@ -1,3 +1,6 @@
|
|||||||
|
/*
|
||||||
|
* The file was modified by RTEMS contributors.
|
||||||
|
*/
|
||||||
/**************************************************************************//**
|
/**************************************************************************//**
|
||||||
* @file core_cm33.h
|
* @file core_cm33.h
|
||||||
* @brief CMSIS Cortex-M33 Core Peripheral Access Layer Header File
|
* @brief CMSIS Cortex-M33 Core Peripheral Access Layer Header File
|
||||||
@@ -2958,6 +2961,15 @@ __STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
|
|||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
#ifdef __rtems__
|
||||||
|
/* ########################## Cache functions #################################### */
|
||||||
|
|
||||||
|
#if ((defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)) || \
|
||||||
|
(defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)))
|
||||||
|
#include "cachel1_armv7.h"
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __rtems__ */
|
||||||
/* ########################## FPU functions #################################### */
|
/* ########################## FPU functions #################################### */
|
||||||
/**
|
/**
|
||||||
\ingroup CMSIS_Core_FunctionInterface
|
\ingroup CMSIS_Core_FunctionInterface
|
||||||
|
|||||||
Reference in New Issue
Block a user