RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

2011-02-11 Ralf Corsépius <ralf.corsepius@rtems.org>

Browse Source 
* include/tm27.h, irq/irq.c:
	Use "__asm__" instead of "asm" for improved c99-compliance.
This commit is contained in:
Ralf Corsepius
2011-02-11 12:48:37 +00:00
parent d3463aedfe
commit eb0103f3d0
3 changed files with 8 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
c/src/lib/libbsp/powerpc/mpc8260ads/ChangeLog
View File

@@ -1,3 +1,8 @@
2011-02-11 Ralf Corsépius <ralf.corsepius@rtems.org>
* include/tm27.h, irq/irq.c:
Use "__asm__" instead of "asm" for improved c99-compliance.
2011-02-02 Ralf Corsépius <ralf.corsepius@rtems.org>
* configure.ac: Require autoconf-2.68, automake-1.11.1.

2
c/src/lib/libbsp/powerpc/mpc8260ads/include/tm27.h
View File

@@ -35,7 +35,7 @@
BSP_install_rtems_irq_handler (&scIrqData); \
} while(0)
#define Cause_tm27_intr() asm volatile ("sc")
#define Cause_tm27_intr() __asm__ volatile ("sc")
#define Clear_tm27_intr() /* empty */

4
c/src/lib/libbsp/powerpc/mpc8260ads/irq/irq.c
View File

@@ -278,7 +278,7 @@ int C_dispatch_irq_handler (BSP_Exception_frame *frame, unsigned excNum)
* make sure, that the masking operations in
* ICTL and MSR are executed in order
*/
asm volatile("sync":::"memory");
__asm__ volatile("sync":::"memory");
/* re-enable external exceptions */
_CPU_MSR_GET(msr);
@@ -295,7 +295,7 @@ int C_dispatch_irq_handler (BSP_Exception_frame *frame, unsigned excNum)
* make sure, that the masking operations in
* ICTL and MSR are executed in order
*/
asm volatile("sync":::"memory");
__asm__ volatile("sync":::"memory");
/* restore interrupt masks */
m8260.simr_h = old_simr_h;