RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

bsps/arm: L2C 310 compile-time errata 588369

Browse Source
This commit is contained in:
Sebastian Huber
2014-11-19 14:37:11 +01:00
parent 52d24b00db
commit e492e7f8d8
1 changed files with 19 additions and 49 deletions
Download Patch File Download Diff File Expand all files Collapse all files

68
c/src/lib/libbsp/arm/shared/arm-l2c-310/cache_.h
View File

@@ -715,31 +715,10 @@ static bool l2c_310_errata_is_applicable_769419(
return is_applicable; return is_applicable;
} }
static bool l2c_310_errata_is_applicable_588369( #if BSP_ARM_L2C_310_RTL_RELEASE == L2C_310_RTL_RELEASE_R0_P0 \
uint32_t rtl_release || BSP_ARM_L2C_310_RTL_RELEASE == L2C_310_RTL_RELEASE_R1_P0
) #define L2C_310_ERRATA_IS_APPLICABLE_588369
{ #endif
bool is_applicable = false;
switch ( rtl_release ) {
case L2C_310_RTL_RELEASE_R3_P3:
case L2C_310_RTL_RELEASE_R3_P2:
case L2C_310_RTL_RELEASE_R3_P1:
case L2C_310_RTL_RELEASE_R3_P0:
case L2C_310_RTL_RELEASE_R2_P0:
is_applicable = false;
break;
case L2C_310_RTL_RELEASE_R1_P0:
case L2C_310_RTL_RELEASE_R0_P0:
is_applicable = true;
break;
default:
assert( 0 );
break;
}
return is_applicable;
}
#ifdef CACHE_ERRATA_CHECKS_FOR_IMPLEMENTED_ERRATAS #ifdef CACHE_ERRATA_CHECKS_FOR_IMPLEMENTED_ERRATAS
static bool l2c_310_errata_is_applicable_754670( static bool l2c_310_errata_is_applicable_754670(
@@ -874,26 +853,21 @@ l2c_310_sync( volatile L2CC *l2cc )
} }
static inline void static inline void
l2c_310_flush_1_line( l2c_310_flush_1_line( volatile L2CC *l2cc, uint32_t d_addr )
const void *d_addr,
const bool is_errata_588369applicable
)
{ {
volatile L2CC *l2cc = (volatile L2CC *) BSP_ARM_L2C_310_BASE; #ifdef L2C_310_ERRATA_IS_APPLICABLE_588369
/*
if( is_errata_588369applicable ) { * Errata 588369 says that clean + inv may keep the
/* * cache line if it was clean, the recommended
* Errata 588369 says that clean + inv may keep the * workaround is to clean then invalidate the cache
* cache line if it was clean, the recommended * line, with write-back and cache linefill disabled.
* workaround is to clean then invalidate the cache */
* line, with write-back and cache linefill disabled. l2cc->clean_pa = d_addr;
*/ l2c_310_sync( l2cc );
l2cc->clean_pa = (uint32_t) d_addr; l2cc->inv_pa = d_addr;
l2c_310_sync( l2cc ); #else
l2cc->inv_pa = (uint32_t) d_addr; l2cc->clean_inv_pa = d_addr;
} else { #endif
l2cc->clean_inv_pa = (uint32_t) d_addr;
}
} }
static inline void static inline void
@@ -908,10 +882,6 @@ l2c_310_flush_range( const void* d_addr, const size_t n_bytes )
uint32_t block_end = uint32_t block_end =
L2C_310_MIN( ADDR_LAST, adx + L2C_310_MAX_LOCKING_BYTES ); L2C_310_MIN( ADDR_LAST, adx + L2C_310_MAX_LOCKING_BYTES );
volatile L2CC *l2cc = (volatile L2CC *) BSP_ARM_L2C_310_BASE; volatile L2CC *l2cc = (volatile L2CC *) BSP_ARM_L2C_310_BASE;
uint32_t rtl_release =
l2cc->cache_id & L2C_310_ID_RTL_MASK;
bool is_errata_588369_applicable =
l2c_310_errata_is_applicable_588369( rtl_release );
rtems_interrupt_lock_acquire( &l2c_310_lock, &lock_context ); rtems_interrupt_lock_acquire( &l2c_310_lock, &lock_context );
@@ -920,7 +890,7 @@ l2c_310_flush_range( const void* d_addr, const size_t n_bytes )
adx = block_end + 1, adx = block_end + 1,
block_end = L2C_310_MIN( ADDR_LAST, adx + L2C_310_MAX_LOCKING_BYTES )) { block_end = L2C_310_MIN( ADDR_LAST, adx + L2C_310_MAX_LOCKING_BYTES )) {
for (; adx <= block_end; adx += CPU_DATA_CACHE_ALIGNMENT ) { for (; adx <= block_end; adx += CPU_DATA_CACHE_ALIGNMENT ) {
l2c_310_flush_1_line( (void*)adx, is_errata_588369_applicable ); l2c_310_flush_1_line( l2cc, adx );
} }
if( block_end < ADDR_LAST ) { if( block_end < ADDR_LAST ) {
rtems_interrupt_lock_release( &l2c_310_lock, &lock_context ); rtems_interrupt_lock_release( &l2c_310_lock, &lock_context );