RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

bsp/altera-vyclone-v: Broadcast cache maintenances

Browse Source
This commit is contained in:
Ralf Kirchner
2014-05-28 14:47:01 +02:00
committed by Sebastian Huber
parent 5fd4e35f9b
commit dda78f43d5
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
c/src/lib/libbsp/arm/altera-cyclone-v/startup/bspstarthooks.c
View File

@@ -132,16 +132,16 @@ BSP_START_TEXT_SECTION void bsp_start_hook_0( void )
#ifdef RTEMS_SMP #ifdef RTEMS_SMP
/* Enable cache coherency support for this processor */ /* Enable cache coherency support for this processor */
uint32_t actlr = arm_cp15_get_auxiliary_control(); uint32_t actlr = arm_cp15_get_auxiliary_control();
actlr |= ARM_CORTEX_A9_ACTL_SMP; actlr |= ARM_CORTEX_A9_ACTL_SMP | ARM_CORTEX_A9_ACTL_FW;
arm_cp15_set_auxiliary_control(actlr); arm_cp15_set_auxiliary_control(actlr);
#endif #endif
if (cpu_id == 0) { if (cpu_id == 0) {
arm_a9mpcore_start_scu_invalidate(scu, cpu_id, 0xF); arm_a9mpcore_start_scu_invalidate(scu, cpu_id, 0xF);
} }
setup_mmu_and_cache( cpu_id ); setup_mmu_and_cache( cpu_id );
#ifdef RTEMS_SMP #ifdef RTEMS_SMP
if (cpu_id != 0) { if (cpu_id != 0) {
arm_a9mpcore_start_set_vector_base(); arm_a9mpcore_start_set_vector_base();