RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

ARM: Support VFP-D16

Browse Source 
This patch allows the existing FPU code to support both VFP-D16 and
VFP-D32. According to ARM, writes to D32DIS are ignored for D16 so
there's no need to enclose the bic instruction with an #ifdef. We tested
it on a TMS570LS3137 using TI initialization code and it works fine.

Signed-off by: Martin Galvan <martin.galvan@tallertechnologies.com>
This commit is contained in:
Martin Galvan
2015-02-20 10:08:01 -03:00
committed by Sebastian Huber
parent a45dfa1447
commit dc9aaf7ced
1 changed files with 5 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
c/src/lib/libbsp/arm/shared/start/start.S
View File

@@ -187,7 +187,7 @@ _start:
/* Stay in SVC mode */ /* Stay in SVC mode */
#ifdef ARM_MULTILIB_VFP_D32 #ifdef ARM_MULTILIB_VFP
/* Read CPACR */ /* Read CPACR */
mrc p15, 0, r0, c1, c0, 2 mrc p15, 0, r0, c1, c0, 2
@@ -195,7 +195,9 @@ _start:
orr r0, r0, #(1 << 20) orr r0, r0, #(1 << 20)
orr r0, r0, #(1 << 22) orr r0, r0, #(1 << 22)
/* Clear ASEDIS and D32DIS */ /*
* Clear ASEDIS and D32DIS. Writes to D32DIS are ignored for VFP-D16.
*/
bic r0, r0, #(3 << 30) bic r0, r0, #(3 << 30)
/* Write CPACR */ /* Write CPACR */
@@ -205,7 +207,7 @@ _start:
/* Enable FPU */ /* Enable FPU */
mov r0, #(1 << 30) mov r0, #(1 << 30)
vmsr FPEXC, r0 vmsr FPEXC, r0
#endif #endif /* ARM_MULTILIB_VFP */
/* /*
* Branch to start hook 0. * Branch to start hook 0.