RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

2000-11-14 Jiri Gaisler <jgais@ws.estec.esa.nl>

Browse Source 
* shared/src/cache_manager.c
	(rtems_cache_invalidate_multiple_instruction_lines): If
	CPU_INSTRUCTION_CACHE_ALIGNMENT is defined but 0, then there is
	an instruction cache but no notion of line size.
This commit is contained in:
Joel Sherrill
2000-11-15 21:38:55 +00:00
parent 23bdd25eef
commit cb887486ef
2 changed files with 8 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
c/src/lib/libcpu/shared/src/cache_manager.c
View File

@@ -207,7 +207,7 @@ rtems_cache_disable_data( void )
void
rtems_cache_invalidate_multiple_instruction_lines( const void * i_addr, size_t n_bytes )
{
#if defined(CPU_INSTRUCTION_CACHE_ALIGNMENT)
#if CPU_INSTRUCTION_CACHE_ALIGNMENT
const void * final_address;
/*