forked from Imagelibrary/rtems
2000-12-19 Joel Sherrill <joel@OARcorp.com>
* cpu.c: Do not read or write raw interrupt vector table if we are on a CPU that does not have a %vbr register and the BSP is configured as having the table in ROM.
This commit is contained in:
@@ -1,3 +1,9 @@
|
|||||||
|
2000-12-19 Joel Sherrill <joel@OARcorp.com>
|
||||||
|
|
||||||
|
* cpu.c: Do not read or write raw interrupt vector table if
|
||||||
|
we are on a CPU that does not have a %vbr register and the
|
||||||
|
BSP is configured as having the table in ROM.
|
||||||
|
|
||||||
2000-11-09 Ralf Corsepius <corsepiu@faw.uni-ulm.de>
|
2000-11-09 Ralf Corsepius <corsepiu@faw.uni-ulm.de>
|
||||||
|
|
||||||
* Makefile.am: Use ... instead of RTEMS_TOPdir in ACLOCAL_AMFLAGS.
|
* Makefile.am: Use ... instead of RTEMS_TOPdir in ACLOCAL_AMFLAGS.
|
||||||
|
|||||||
@@ -95,8 +95,8 @@ void _CPU_ISR_install_raw_handler(
|
|||||||
*/
|
*/
|
||||||
|
|
||||||
m68k_get_vbr( interrupt_table );
|
m68k_get_vbr( interrupt_table );
|
||||||
*old_handler = interrupt_table[ vector ];
|
|
||||||
#if ( M68K_HAS_VBR == 1 )
|
#if ( M68K_HAS_VBR == 1 )
|
||||||
|
*old_handler = interrupt_table[ vector ];
|
||||||
interrupt_table[ vector ] = new_handler;
|
interrupt_table[ vector ] = new_handler;
|
||||||
#else
|
#else
|
||||||
|
|
||||||
@@ -107,6 +107,7 @@ void _CPU_ISR_install_raw_handler(
|
|||||||
* load it appropriately to vector to the RTEMS jump table.
|
* load it appropriately to vector to the RTEMS jump table.
|
||||||
*/
|
*/
|
||||||
|
|
||||||
|
*old_handler = _CPU_ISR_jump_table[vector].isr_handler;
|
||||||
_CPU_ISR_jump_table[vector].isr_handler = (unsigned32) new_handler;
|
_CPU_ISR_jump_table[vector].isr_handler = (unsigned32) new_handler;
|
||||||
if ( (unsigned32) interrupt_table != 0xFFFFFFFF )
|
if ( (unsigned32) interrupt_table != 0xFFFFFFFF )
|
||||||
interrupt_table[ vector ] = (proc_ptr) &_CPU_ISR_jump_table[vector];
|
interrupt_table[ vector ] = (proc_ptr) &_CPU_ISR_jump_table[vector];
|
||||||
|
|||||||
@@ -1,3 +1,9 @@
|
|||||||
|
2000-12-19 Joel Sherrill <joel@OARcorp.com>
|
||||||
|
|
||||||
|
* cpu.c: Do not read or write raw interrupt vector table if
|
||||||
|
we are on a CPU that does not have a %vbr register and the
|
||||||
|
BSP is configured as having the table in ROM.
|
||||||
|
|
||||||
2000-11-09 Ralf Corsepius <corsepiu@faw.uni-ulm.de>
|
2000-11-09 Ralf Corsepius <corsepiu@faw.uni-ulm.de>
|
||||||
|
|
||||||
* Makefile.am: Use ... instead of RTEMS_TOPdir in ACLOCAL_AMFLAGS.
|
* Makefile.am: Use ... instead of RTEMS_TOPdir in ACLOCAL_AMFLAGS.
|
||||||
|
|||||||
@@ -95,8 +95,8 @@ void _CPU_ISR_install_raw_handler(
|
|||||||
*/
|
*/
|
||||||
|
|
||||||
m68k_get_vbr( interrupt_table );
|
m68k_get_vbr( interrupt_table );
|
||||||
*old_handler = interrupt_table[ vector ];
|
|
||||||
#if ( M68K_HAS_VBR == 1 )
|
#if ( M68K_HAS_VBR == 1 )
|
||||||
|
*old_handler = interrupt_table[ vector ];
|
||||||
interrupt_table[ vector ] = new_handler;
|
interrupt_table[ vector ] = new_handler;
|
||||||
#else
|
#else
|
||||||
|
|
||||||
@@ -107,6 +107,7 @@ void _CPU_ISR_install_raw_handler(
|
|||||||
* load it appropriately to vector to the RTEMS jump table.
|
* load it appropriately to vector to the RTEMS jump table.
|
||||||
*/
|
*/
|
||||||
|
|
||||||
|
*old_handler = _CPU_ISR_jump_table[vector].isr_handler;
|
||||||
_CPU_ISR_jump_table[vector].isr_handler = (unsigned32) new_handler;
|
_CPU_ISR_jump_table[vector].isr_handler = (unsigned32) new_handler;
|
||||||
if ( (unsigned32) interrupt_table != 0xFFFFFFFF )
|
if ( (unsigned32) interrupt_table != 0xFFFFFFFF )
|
||||||
interrupt_table[ vector ] = (proc_ptr) &_CPU_ISR_jump_table[vector];
|
interrupt_table[ vector ] = (proc_ptr) &_CPU_ISR_jump_table[vector];
|
||||||
|
|||||||
Reference in New Issue
Block a user