RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

2004-03-31 Ralf Corsepius <ralf_corsepius@rtems.org>

Browse Source 
* mongoosev/duart/mg5uart.c, mongoosev/include/mongoose-v.h,
	mongoosev/vectorisrs/vectorisrs.c,
	shared/interrupts/vectorexceptions.c, tx39/include/tx3904.h:
	Cosmetics.
This commit is contained in:
Ralf Corsepius
2004-03-31 11:11:30 +00:00
parent 2ab000f8e3
commit ae5901be44
6 changed files with 17 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
c/src/lib/libcpu/mips/ChangeLog
View File

@@ -1,3 +1,10 @@
2004-03-31 Ralf Corsepius <ralf_corsepius@rtems.org>
* mongoosev/duart/mg5uart.c, mongoosev/include/mongoose-v.h,
mongoosev/vectorisrs/vectorisrs.c,
shared/interrupts/vectorexceptions.c, tx39/include/tx3904.h:
Cosmetics.
2004-03-30 Ralf Corsepius <ralf_corsepius@rtems.org>
* clock/ckinit.c, clock/clock.h, mongoosev/duart/mg5uart.c,

2
c/src/lib/libcpu/mips/mongoosev/duart/mg5uart.c
View File

@@ -764,7 +764,7 @@ MG5UART_STATIC int mg5uart_baud_rate(
baud_requested = termios_baud_to_number( baud_requested );
clock = (uint32_t ) Console_Port_Tbl[minor].ulClock;
clock = (uint32_t) Console_Port_Tbl[minor].ulClock;
if (!clock)
rtems_fatal_error_occurred(RTEMS_INVALID_NUMBER);

8
c/src/lib/libcpu/mips/mongoosev/include/mongoose-v.h
View File

@@ -20,16 +20,16 @@
#define MONGOOSEV_READ( _base ) \
( *((volatile uint32_t *)(_base)) )
( *((volatile uint32_t*)(_base)) )
#define MONGOOSEV_WRITE( _base, _value ) \
( *((volatile uint32_t *)(_base)) = (_value) )
( *((volatile uint32_t*)(_base)) = (_value) )
#define MONGOOSEV_READ_REGISTER( _base, _register ) \
( *((volatile uint32_t *)((_base) + (_register))) )
( *((volatile uint32_t*)((_base) + (_register))) )
#define MONGOOSEV_WRITE_REGISTER( _base, _register, _value ) \
( *((volatile uint32_t *)((_base) + (_register))) = (_value) )
( *((volatile uint32_t*)((_base) + (_register))) = (_value) )

4
c/src/lib/libcpu/mips/mongoosev/vectorisrs/vectorisrs.c
View File

@@ -76,8 +76,8 @@ int assertSoftwareInterrupt( uint32_t n )
//
#if 0
#define SET_ISR_FLAG( offset ) *((uint32_t *)(0x8001e000+offset)) = 1;
#define CLR_ISR_FLAG( offset ) *((uint32_t *)(0x8001e000+offset)) = 0;
#define SET_ISR_FLAG( offset ) *((uint32_t*)(0x8001e000+offset)) = 1;
#define CLR_ISR_FLAG( offset ) *((uint32_t*)(0x8001e000+offset)) = 0;
#else
#define SET_ISR_FLAG( offset )
#define CLR_ISR_FLAG( offset )

2
c/src/lib/libcpu/mips/shared/interrupts/vectorexceptions.c
View File

@@ -71,7 +71,7 @@ void mips_dump_exception_frame( CPU_Interrupt_frame *frame )
unsigned int *frame_u32;
int i, j;
frame_u32 = (uint32_t *)frame;
frame_u32 = (uint32_t*)frame;
for(i=0; dumpregs[i].offset > -1; i++)
{
printk(" %s", dumpregs[i].name);

4
c/src/lib/libcpu/mips/tx39/include/tx3904.h
View File

@@ -28,10 +28,10 @@
#define TX3904_TIMER_TRR 0xF0
#define TX3904_TIMER_READ( _base, _register ) \
*((volatile uint32_t *)((_base) + (_register)))
*((volatile uint32_t*)((_base) + (_register)))
#define TX3904_TIMER_WRITE( _base, _register, _value ) \
*((volatile uint32_t *)((_base) + (_register))) = (_value)
*((volatile uint32_t*)((_base) + (_register))) = (_value)
/*
* Interrupt Vector Numbers