RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

* rtems/old-exceptions/cpu.h, rtems/powerpc/registers.h:

Browse Source 
Checked inline assembly; added early-clobber '&' to output operands
	of multi-instruction asms.
This commit is contained in:
Till Straumann
2006-07-13 00:36:15 +00:00
parent 60426fed46
commit a031fc2272
3 changed files with 8 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
cpukit/score/cpu/powerpc/ChangeLog
View File

@@ -1,3 +1,9 @@
2006-07-12 Till Straumann <strauman@slac.stanford.edu>
* rtems/old-exceptions/cpu.h, rtems/powerpc/registers.h:
Checked inline assembly; added early-clobber '&' to output operands
of multi-instruction asms.
2006-01-16 Joel Sherrill <joel@OARcorp.com> 2006-01-16 Joel Sherrill <joel@OARcorp.com>
* rtems/new-exceptions/cpu.h, rtems/old-exceptions/cpu.h, * rtems/new-exceptions/cpu.h, rtems/old-exceptions/cpu.h,

2
cpukit/score/cpu/powerpc/rtems/old-exceptions/cpu.h
View File

@@ -448,7 +448,7 @@ extern const unsigned int _PPC_MSR_DISABLE_MASK;
{ register unsigned int _disable_mask = _PPC_MSR_DISABLE_MASK; \ { register unsigned int _disable_mask = _PPC_MSR_DISABLE_MASK; \
asm volatile ( \ asm volatile ( \
"mtmsr %0; andc %1,%0,%1; mtmsr %1" : \ "mtmsr %0; andc %1,%0,%1; mtmsr %1" : \
"=r" ((_isr_cookie)), "=r" ((_disable_mask)) : \ "=&r" ((_isr_cookie)), "=&r" ((_disable_mask)) : \
"0" ((_isr_cookie)), "1" ((_disable_mask)) \ "0" ((_isr_cookie)), "1" ((_disable_mask)) \
); \ ); \
} }

2
cpukit/score/cpu/powerpc/rtems/powerpc/registers.h
View File

@@ -334,7 +334,7 @@ lidate */
{ register unsigned int _disable_mask = MSR_EE; \ { register unsigned int _disable_mask = MSR_EE; \
asm volatile ( \ asm volatile ( \
"mtmsr %0; andc %1,%0,%1; mtmsr %1" : \ "mtmsr %0; andc %1,%0,%1; mtmsr %1" : \
"=r" ((_isr_cookie)), "=r" ((_disable_mask)) : \ "=&r" ((_isr_cookie)), "=&r" ((_disable_mask)) : \
"0" ((_isr_cookie)), "1" ((_disable_mask)) \ "0" ((_isr_cookie)), "1" ((_disable_mask)) \
); \ ); \
} }