RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

bsp/arm: Consistenly same handling for flushing

Browse Source 
It is importeant to consistently apply the same handling for flushing within
level 2 and level 1 cache handling. In this case now both handling use clean and invalidate.
This commit is contained in:
Ralf Kirchner
2014-04-17 09:43:30 +02:00
committed by Sebastian Huber
parent e331e69a47
commit 9ee2ec56b5
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
c/src/lib/libbsp/arm/shared/include/arm-cache-l1.h
View File

@@ -252,8 +252,8 @@ static inline void arm_cache_l1_flush_data_range(
ARM_CACHE_L1_ERRATA_764369_HANDLER();
for (; adx <= ADDR_LAST; adx += ARM_CACHE_L1_CPU_DATA_ALIGNMENT ) {
/* Store the Data cache line */
arm_cp15_data_cache_clean_line( (void*)adx );
/* Store and invalidate the Data cache line */
arm_cp15_data_cache_clean_and_invalidate_line( (void*)adx );
}
/* Wait for L1 store to complete */
_ARM_Data_synchronization_barrier();