forked from Imagelibrary/rtems
bsp/gdbarmsim: Switch to the standard arm/shared/startup.
Switch to the standard ARM startup code. This requires adding the standard interrupt code. The interrupt code does nothing at this point in time. I do not know if the ARM simulator in GDB supports interrupts.
This commit is contained in:
Chris Johns
@@ -10,6 +10,9 @@ include_HEADERS = include/bsp.h
|
|||||||
include_HEADERS += ../../shared/include/tm27.h
|
include_HEADERS += ../../shared/include/tm27.h
|
||||||
include_bsp_HEADERS = include/irq.h
|
include_bsp_HEADERS = include/irq.h
|
||||||
include_bsp_HEADERS += include/swi.h
|
include_bsp_HEADERS += include/swi.h
|
||||||
|
include_bsp_HEADERS += ../shared/include/start.h
|
||||||
|
include_bsp_HEADERS += ../../shared/include/irq-generic.h
|
||||||
|
include_bsp_HEADERS += ../../shared/include/irq-info.h
|
||||||
|
|
||||||
nodist_include_HEADERS = include/bspopts.h
|
nodist_include_HEADERS = include/bspopts.h
|
||||||
nodist_include_bsp_HEADERS = ../../shared/include/bootcard.h
|
nodist_include_bsp_HEADERS = ../../shared/include/bootcard.h
|
||||||
@@ -19,7 +22,7 @@ noinst_PROGRAMS =
|
|||||||
nodist_include_HEADERS += ../../shared/include/coverhd.h
|
nodist_include_HEADERS += ../../shared/include/coverhd.h
|
||||||
|
|
||||||
noinst_LIBRARIES = libbspstart.a
|
noinst_LIBRARIES = libbspstart.a
|
||||||
libbspstart_a_SOURCES = start/start.S
|
libbspstart_a_SOURCES = ../shared/start/start.S
|
||||||
project_lib_DATA = start.$(OBJEXT)
|
project_lib_DATA = start.$(OBJEXT)
|
||||||
|
|
||||||
dist_project_lib_DATA += startup/linkcmds
|
dist_project_lib_DATA += startup/linkcmds
|
||||||
@@ -43,6 +46,19 @@ libbsp_a_SOURCES += ../../shared/clock_driver_simidle.c
|
|||||||
libbsp_a_SOURCES += ../../shared/timerstub.c
|
libbsp_a_SOURCES += ../../shared/timerstub.c
|
||||||
# above
|
# above
|
||||||
libbsp_a_SOURCES += ../shared/abort/abort.c
|
libbsp_a_SOURCES += ../shared/abort/abort.c
|
||||||
|
# start hooks
|
||||||
|
libbsp_a_SOURCES += startup/bspstarthooks.c
|
||||||
|
libbsp_a_SOURCES += ../shared/startup/bsp-start-memcpy.S
|
||||||
|
|
||||||
|
# IRQ
|
||||||
|
libbsp_a_SOURCES += irq/irq.c
|
||||||
|
libbsp_a_SOURCES += irq/irq-dispatch.c
|
||||||
|
libbsp_a_SOURCES += ../../shared/src/irq-default-handler.c
|
||||||
|
libbsp_a_SOURCES += ../../shared/src/irq-generic.c
|
||||||
|
libbsp_a_SOURCES += ../../shared/src/irq-info.c
|
||||||
|
libbsp_a_SOURCES += ../../shared/src/irq-legacy.c
|
||||||
|
libbsp_a_SOURCES += ../../shared/src/irq-server.c
|
||||||
|
libbsp_a_SOURCES += ../../shared/src/irq-shell.c
|
||||||
|
|
||||||
# Cache
|
# Cache
|
||||||
libbsp_a_SOURCES += ../../../libcpu/shared/src/cache_manager.c
|
libbsp_a_SOURCES += ../../../libcpu/shared/src/cache_manager.c
|
||||||
|
|||||||
50
c/src/lib/libbsp/arm/gdbarmsim/irq/irq-dispatch.c
Normal file
50
c/src/lib/libbsp/arm/gdbarmsim/irq/irq-dispatch.c
Normal file
@@ -0,0 +1,50 @@
|
|||||||
|
/**
|
||||||
|
* @file
|
||||||
|
*
|
||||||
|
* @ingroup bsp_interrupt
|
||||||
|
*
|
||||||
|
* @brief GDB ARM Simulator interrupt support.
|
||||||
|
*/
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2008-2012 embedded brains GmbH. All rights reserved.
|
||||||
|
*
|
||||||
|
* embedded brains GmbH
|
||||||
|
* Obere Lagerstr. 30
|
||||||
|
* 82178 Puchheim
|
||||||
|
* Germany
|
||||||
|
* <rtems@embedded-brains.de>
|
||||||
|
*
|
||||||
|
* The license and distribution terms for this file may be
|
||||||
|
* found in the file LICENSE in this distribution or at
|
||||||
|
* http://www.rtems.org/license/LICENSE.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <rtems/score/armv4.h>
|
||||||
|
|
||||||
|
#include <bsp.h>
|
||||||
|
#include <bsp/irq.h>
|
||||||
|
#include <bsp/irq-generic.h>
|
||||||
|
|
||||||
|
#ifdef ARM_MULTILIB_ARCH_V4
|
||||||
|
|
||||||
|
void bsp_interrupt_dispatch(void)
|
||||||
|
{
|
||||||
|
/* Read current vector number */
|
||||||
|
/* rtems_vector_number vector = VICVectAddr; */
|
||||||
|
rtems_vector_number vector = 0;
|
||||||
|
|
||||||
|
/* Enable interrupts in program status register */
|
||||||
|
uint32_t psr = _ARMV4_Status_irq_enable();
|
||||||
|
|
||||||
|
/* Dispatch interrupt handlers */
|
||||||
|
bsp_interrupt_handler_dispatch(vector);
|
||||||
|
|
||||||
|
/* Restore program status register */
|
||||||
|
_ARMV4_Status_restore(psr);
|
||||||
|
|
||||||
|
/* Acknowledge interrupt */
|
||||||
|
//VICVectAddr = 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
#endif /* ARM_MULTILIB_ARCH_V4 */
|
||||||
64
c/src/lib/libbsp/arm/gdbarmsim/irq/irq.c
Normal file
64
c/src/lib/libbsp/arm/gdbarmsim/irq/irq.c
Normal file
@@ -0,0 +1,64 @@
|
|||||||
|
/**
|
||||||
|
* @file
|
||||||
|
*
|
||||||
|
* @ingroup bsp_interrupt
|
||||||
|
*
|
||||||
|
* @brief GDB ARM Simulator interrupt support.
|
||||||
|
*/
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2008-2012 embedded brains GmbH. All rights reserved.
|
||||||
|
*
|
||||||
|
* embedded brains GmbH
|
||||||
|
* Obere Lagerstr. 30
|
||||||
|
* 82178 Puchheim
|
||||||
|
* Germany
|
||||||
|
* <rtems@embedded-brains.de>
|
||||||
|
*
|
||||||
|
* The license and distribution terms for this file may be
|
||||||
|
* found in the file LICENSE in this distribution or at
|
||||||
|
* http://www.rtems.org/license/LICENSE.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <rtems/score/armv4.h>
|
||||||
|
#include <rtems/score/armv7m.h>
|
||||||
|
|
||||||
|
#include <bsp.h>
|
||||||
|
#include <bsp/irq.h>
|
||||||
|
#include <bsp/irq-generic.h>
|
||||||
|
#include <bsp/linker-symbols.h>
|
||||||
|
|
||||||
|
static inline bool lpc24xx_irq_is_valid(rtems_vector_number vector)
|
||||||
|
{
|
||||||
|
return vector <= BSP_INTERRUPT_VECTOR_MAX;
|
||||||
|
}
|
||||||
|
|
||||||
|
void lpc24xx_irq_set_priority(rtems_vector_number vector, unsigned priority)
|
||||||
|
{
|
||||||
|
}
|
||||||
|
|
||||||
|
unsigned lpc24xx_irq_get_priority(rtems_vector_number vector)
|
||||||
|
{
|
||||||
|
}
|
||||||
|
|
||||||
|
#ifdef ARM_MULTILIB_ARCH_V4
|
||||||
|
|
||||||
|
rtems_status_code bsp_interrupt_vector_enable(rtems_vector_number vector)
|
||||||
|
{
|
||||||
|
return RTEMS_SUCCESSFUL;
|
||||||
|
}
|
||||||
|
|
||||||
|
rtems_status_code bsp_interrupt_vector_disable(rtems_vector_number vector)
|
||||||
|
{
|
||||||
|
return RTEMS_SUCCESSFUL;
|
||||||
|
}
|
||||||
|
|
||||||
|
rtems_status_code bsp_interrupt_facility_initialize(void)
|
||||||
|
{
|
||||||
|
/* Install the IRQ exception handler */
|
||||||
|
_CPU_ISR_install_vector(ARM_EXCEPTION_IRQ, _ARMV4_Exception_interrupt, NULL);
|
||||||
|
|
||||||
|
return RTEMS_SUCCESSFUL;
|
||||||
|
}
|
||||||
|
|
||||||
|
#endif /* ARM_MULTILIB_ARCH_V4 */
|
||||||
@@ -53,6 +53,18 @@ $(PROJECT_INCLUDE)/bsp/swi.h: include/swi.h $(PROJECT_INCLUDE)/bsp/$(dirstamp)
|
|||||||
$(INSTALL_DATA) $< $(PROJECT_INCLUDE)/bsp/swi.h
|
$(INSTALL_DATA) $< $(PROJECT_INCLUDE)/bsp/swi.h
|
||||||
PREINSTALL_FILES += $(PROJECT_INCLUDE)/bsp/swi.h
|
PREINSTALL_FILES += $(PROJECT_INCLUDE)/bsp/swi.h
|
||||||
|
|
||||||
|
$(PROJECT_INCLUDE)/bsp/start.h: ../shared/include/start.h $(PROJECT_INCLUDE)/bsp/$(dirstamp)
|
||||||
|
$(INSTALL_DATA) $< $(PROJECT_INCLUDE)/bsp/start.h
|
||||||
|
PREINSTALL_FILES += $(PROJECT_INCLUDE)/bsp/start.h
|
||||||
|
|
||||||
|
$(PROJECT_INCLUDE)/bsp/irq-generic.h: ../../shared/include/irq-generic.h $(PROJECT_INCLUDE)/bsp/$(dirstamp)
|
||||||
|
$(INSTALL_DATA) $< $(PROJECT_INCLUDE)/bsp/irq-generic.h
|
||||||
|
PREINSTALL_FILES += $(PROJECT_INCLUDE)/bsp/irq-generic.h
|
||||||
|
|
||||||
|
$(PROJECT_INCLUDE)/bsp/irq-info.h: ../../shared/include/irq-info.h $(PROJECT_INCLUDE)/bsp/$(dirstamp)
|
||||||
|
$(INSTALL_DATA) $< $(PROJECT_INCLUDE)/bsp/irq-info.h
|
||||||
|
PREINSTALL_FILES += $(PROJECT_INCLUDE)/bsp/irq-info.h
|
||||||
|
|
||||||
$(PROJECT_INCLUDE)/bspopts.h: include/bspopts.h $(PROJECT_INCLUDE)/$(dirstamp)
|
$(PROJECT_INCLUDE)/bspopts.h: include/bspopts.h $(PROJECT_INCLUDE)/$(dirstamp)
|
||||||
$(INSTALL_DATA) $< $(PROJECT_INCLUDE)/bspopts.h
|
$(INSTALL_DATA) $< $(PROJECT_INCLUDE)/bspopts.h
|
||||||
PREINSTALL_FILES += $(PROJECT_INCLUDE)/bspopts.h
|
PREINSTALL_FILES += $(PROJECT_INCLUDE)/bspopts.h
|
||||||
|
|||||||
@@ -1,401 +0,0 @@
|
|||||||
/*
|
|
||||||
* Copied from libgloss 1 Oct 2009.
|
|
||||||
* Minor modifications to work with RTEMS.
|
|
||||||
*/
|
|
||||||
|
|
||||||
#include <newlib.h>
|
|
||||||
#include <bsp/swi.h>
|
|
||||||
#include <bsp/linker-symbols.h>
|
|
||||||
|
|
||||||
/* ANSI concatenation macros. */
|
|
||||||
#define CONCAT(a, b) CONCAT2(a, b)
|
|
||||||
#define CONCAT2(a, b) a ## b
|
|
||||||
|
|
||||||
#ifdef __USER_LABEL_PREFIX__
|
|
||||||
#define FUNCTION( name ) CONCAT (__USER_LABEL_PREFIX__, name)
|
|
||||||
#else
|
|
||||||
#error __USER_LABEL_PREFIX is not defined
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifdef HAVE_INITFINI_ARRAY
|
|
||||||
#define _init __libc_init_array
|
|
||||||
#define _fini __libc_fini_array
|
|
||||||
#endif
|
|
||||||
|
|
||||||
/* .text is used instead of .section .text so it works with arm-aout too. */
|
|
||||||
.text
|
|
||||||
#if defined(__thumb2__)
|
|
||||||
.syntax unified
|
|
||||||
.thumb
|
|
||||||
.macro FUNC_START name
|
|
||||||
.global \name
|
|
||||||
.thumb_func
|
|
||||||
\name:
|
|
||||||
.endm
|
|
||||||
#else
|
|
||||||
.code 32
|
|
||||||
.macro FUNC_START name
|
|
||||||
.global \name
|
|
||||||
\name:
|
|
||||||
.endm
|
|
||||||
#endif
|
|
||||||
.align 0
|
|
||||||
|
|
||||||
FUNC_START _mainCRTStartup
|
|
||||||
FUNC_START _start
|
|
||||||
FUNC_START start
|
|
||||||
#if defined(__ELF__) && !defined(__USING_SJLJ_EXCEPTIONS__)
|
|
||||||
/* Annotation for EABI unwinding tables. */
|
|
||||||
.fnstart
|
|
||||||
#endif
|
|
||||||
|
|
||||||
/* Start by setting up a stack */
|
|
||||||
#ifdef ARM_RDP_MONITOR
|
|
||||||
/* Issue Demon SWI to read stack info */
|
|
||||||
swi SWI_GetEnv /* Returns command line in r0 */
|
|
||||||
mov sp,r1 /* and the highest memory address in r1 */
|
|
||||||
ldr sl, .LC2 /* stack limit is at end of data */
|
|
||||||
add sl, sl, #256 /* allow slop for stack overflow handling */
|
|
||||||
/* and small frames */
|
|
||||||
#else
|
|
||||||
#ifdef ARM_RDI_MONITOR
|
|
||||||
/* Issue Angel SWI to read stack info */
|
|
||||||
mov r0, #AngelSWI_Reason_HeapInfo
|
|
||||||
adr r1, .LC0 /* point at ptr to 4 words to receive data */
|
|
||||||
#if defined(__thumb2__)
|
|
||||||
bkpt AngelSWI
|
|
||||||
#else
|
|
||||||
/* We are always in ARM mode for startup */
|
|
||||||
AngelSWIAsm AngelSWI_ARM
|
|
||||||
#endif
|
|
||||||
ldr r0, .LC0 /* point at values read */
|
|
||||||
ldr sp, [r0, #8]
|
|
||||||
ldr sl, [r0, #12]
|
|
||||||
add sl, sl, #256 /* allow slop for stack overflow handling */
|
|
||||||
/* and small frames */
|
|
||||||
#else
|
|
||||||
/* Set up the stack pointer to a fixed value */
|
|
||||||
/* Changes by toralf:
|
|
||||||
- Allow linker script to provide stack via __stack symbol - see
|
|
||||||
defintion of .Lstack
|
|
||||||
- Provide "hooks" that may be used by the application to add
|
|
||||||
custom init code - see .Lhwinit and .Lswinit
|
|
||||||
- Go through all execution modes and set up stack for each of them.
|
|
||||||
Loosely based on init.s from ARM/Motorola example code.
|
|
||||||
Note: Mode switch via CPSR is not allowed once in non-privileged
|
|
||||||
mode, so we take care not to enter "User" to set up its sp,
|
|
||||||
and also skip most operations if already in that mode. */
|
|
||||||
|
|
||||||
ldr r3, .Lstack
|
|
||||||
cmp r3, #0
|
|
||||||
#ifdef __thumb2__
|
|
||||||
it eq
|
|
||||||
#endif
|
|
||||||
ldreq r3, .LC0
|
|
||||||
/* Note: This 'mov' is essential when starting in User, and ensures we
|
|
||||||
always get *some* sp value for the initial mode, even if we
|
|
||||||
have somehow missed it below (in which case it gets the same
|
|
||||||
value as FIQ - not ideal, but better than nothing.) */
|
|
||||||
mov sp, r3
|
|
||||||
#ifdef __thumb2__
|
|
||||||
/* XXX Fill in stack assignments for interrupt modes. */
|
|
||||||
#else
|
|
||||||
mrs r2, CPSR
|
|
||||||
tst r2, #0x0F /* Test mode bits - in User of all are 0 */
|
|
||||||
beq .LC23 /* "eq" means r2 AND #0x0F is 0 */
|
|
||||||
msr CPSR_c, #0xD1 /* FIRQ mode, interrupts disabled */
|
|
||||||
mov sp, r3
|
|
||||||
sub sl, sp, #0x1000 /* This mode also has its own sl (see below) */
|
|
||||||
|
|
||||||
mov r3, sl
|
|
||||||
msr CPSR_c, #0xD7 /* Abort mode, interrupts disabled */
|
|
||||||
mov sp, r3
|
|
||||||
sub r3, r3, #0x1000
|
|
||||||
|
|
||||||
msr CPSR_c, #0xDB /* Undefined mode, interrupts disabled */
|
|
||||||
mov sp, r3
|
|
||||||
sub r3, r3, #0x1000
|
|
||||||
|
|
||||||
msr CPSR_c, #0xD2 /* IRQ mode, interrupts disabled */
|
|
||||||
mov sp, r3
|
|
||||||
sub r3, r3, #0x2000
|
|
||||||
|
|
||||||
msr CPSR_c, #0xD3 /* Supervisory mode, interrupts disabled */
|
|
||||||
|
|
||||||
mov sp, r3
|
|
||||||
sub r3, r3, #0x8000 /* Min size 32k */
|
|
||||||
bic r3, r3, #0x00FF /* Align with current 64k block */
|
|
||||||
bic r3, r3, #0xFF00
|
|
||||||
|
|
||||||
str r3, [r3, #-4] /* Move value into user mode sp without */
|
|
||||||
ldmdb r3, {sp}^ /* changing modes, via '^' form of ldm */
|
|
||||||
orr r2, r2, #0xC0 /* Back to original mode, presumably SVC, */
|
|
||||||
msr CPSR_c, r2 /* with FIQ/IRQ disable bits forced to 1 */
|
|
||||||
#endif
|
|
||||||
.LC23:
|
|
||||||
/* Setup a default stack-limit in-case the code has been
|
|
||||||
compiled with "-mapcs-stack-check". Hard-wiring this value
|
|
||||||
is not ideal, since there is currently no support for
|
|
||||||
checking that the heap and stack have not collided, or that
|
|
||||||
this default 64k is enough for the program being executed.
|
|
||||||
However, it ensures that this simple crt0 world will not
|
|
||||||
immediately cause an overflow event: */
|
|
||||||
sub sl, r3, #64 << 10 /* Still assumes 256bytes below sl */
|
|
||||||
#endif
|
|
||||||
#endif
|
|
||||||
/* Zero the memory in the .bss section. */
|
|
||||||
mov a2, #0 /* Second arg: fill value */
|
|
||||||
mov fp, a2 /* Null frame pointer */
|
|
||||||
mov r7, a2 /* Null frame pointer for Thumb */
|
|
||||||
|
|
||||||
ldr a1, .LC1 /* First arg: start of memory block */
|
|
||||||
ldr a3, .LC2
|
|
||||||
sub a3, a3, a1 /* Third arg: length of block */
|
|
||||||
|
|
||||||
|
|
||||||
#if defined(__thumb__) && !defined(__thumb2__)
|
|
||||||
/* Enter Thumb mode.... */
|
|
||||||
add a4, pc, #1 /* Get the address of the Thumb block */
|
|
||||||
bx a4 /* Go there and start Thumb decoding */
|
|
||||||
|
|
||||||
.code 16
|
|
||||||
.global __change_mode
|
|
||||||
.thumb_func
|
|
||||||
__change_mode:
|
|
||||||
#endif
|
|
||||||
|
|
||||||
bl FUNCTION (memset)
|
|
||||||
#if !defined (ARM_RDP_MONITOR) && !defined (ARM_RDI_MONITOR)
|
|
||||||
/* Changes by toralf: Taken from libgloss/m68k/crt0.S
|
|
||||||
* initialize target specific stuff. Only execute these
|
|
||||||
* functions it they exist.
|
|
||||||
*/
|
|
||||||
ldr r3, .Lhwinit
|
|
||||||
cmp r3, #0
|
|
||||||
beq .LC24
|
|
||||||
#if defined(__thumb__) || defined(__thumb2__)
|
|
||||||
blx r3
|
|
||||||
#else
|
|
||||||
mov lr, pc
|
|
||||||
mov pc, r3
|
|
||||||
#endif
|
|
||||||
.LC24:
|
|
||||||
ldr r3, .Lswinit
|
|
||||||
cmp r3, #0
|
|
||||||
beq .LC25
|
|
||||||
#if defined(__thumb__) || defined(__thumb2__)
|
|
||||||
blx r3
|
|
||||||
#else
|
|
||||||
mov lr, pc
|
|
||||||
mov pc, r3
|
|
||||||
#endif
|
|
||||||
|
|
||||||
.LC25:
|
|
||||||
mov r0, #0 /* no arguments */
|
|
||||||
mov r1, #0 /* no argv either */
|
|
||||||
#else
|
|
||||||
/* Need to set up standard file handles */
|
|
||||||
bl FUNCTION (initialise_monitor_handles)
|
|
||||||
|
|
||||||
#ifdef ARM_RDP_MONITOR
|
|
||||||
swi SWI_GetEnv /* sets r0 to point to the command line */
|
|
||||||
mov r1, r0
|
|
||||||
#else
|
|
||||||
mov r0, #AngelSWI_Reason_GetCmdLine
|
|
||||||
adr r1, .LC30 /* Space for command line */
|
|
||||||
AngelSWIAsm AngelSWI
|
|
||||||
ldr r1, .LC30
|
|
||||||
#endif
|
|
||||||
/* Parse string at r1 */
|
|
||||||
mov r0, #0 /* count of arguments so far */
|
|
||||||
/* Push a NULL argument onto the end of the list. */
|
|
||||||
#ifdef __thumb__
|
|
||||||
push {r0}
|
|
||||||
#else
|
|
||||||
stmfd sp!, {r0}
|
|
||||||
#endif
|
|
||||||
.LC10:
|
|
||||||
/* Skip leading blanks */
|
|
||||||
#ifdef __thumb__
|
|
||||||
ldrb r3, [r1]
|
|
||||||
add r1, #1
|
|
||||||
#else
|
|
||||||
ldrb r3, [r1], #1
|
|
||||||
#endif
|
|
||||||
cmp r3, #0
|
|
||||||
beq .LC12
|
|
||||||
cmp r3, #' '
|
|
||||||
beq .LC10
|
|
||||||
|
|
||||||
/* See whether we are scanning a string */
|
|
||||||
cmp r3, #'"'
|
|
||||||
#ifdef __thumb__
|
|
||||||
beq .LC20
|
|
||||||
cmp r3, #'\''
|
|
||||||
bne .LC21
|
|
||||||
.LC20:
|
|
||||||
mov r2, r3
|
|
||||||
b .LC22
|
|
||||||
|
|
||||||
.LC21:
|
|
||||||
mov r2, #' ' /* terminator type */
|
|
||||||
sub r1, r1, #1 /* adjust back to point at start char */
|
|
||||||
.LC22:
|
|
||||||
#else
|
|
||||||
cmpne r3, #'\''
|
|
||||||
moveq r2, r3
|
|
||||||
movne r2, #' ' /* terminator type */
|
|
||||||
subne r1, r1, #1 /* adjust back to point at start char */
|
|
||||||
#endif
|
|
||||||
|
|
||||||
/* Stack a pointer to the current argument */
|
|
||||||
#ifdef __thumb__
|
|
||||||
push {r1}
|
|
||||||
#else
|
|
||||||
stmfd sp!, {r1}
|
|
||||||
#endif
|
|
||||||
add r0, r0, #1
|
|
||||||
.LC11:
|
|
||||||
#ifdef __thumb__
|
|
||||||
ldrb r3, [r1]
|
|
||||||
add r1, #1
|
|
||||||
#else
|
|
||||||
ldrb r3, [r1], #1
|
|
||||||
#endif
|
|
||||||
cmp r3, #0
|
|
||||||
beq .LC12
|
|
||||||
cmp r2, r3 /* reached terminator? */
|
|
||||||
bne .LC11
|
|
||||||
mov r2, #0
|
|
||||||
sub r3, r1, #1
|
|
||||||
strb r2, [r3] /* terminate the arg string */
|
|
||||||
b .LC10
|
|
||||||
|
|
||||||
.LC12:
|
|
||||||
mov r1, sp /* point at stacked arg pointers */
|
|
||||||
/* We've now got the stacked args in order reverse the */
|
|
||||||
#ifdef __thumb__
|
|
||||||
mov r2, r0
|
|
||||||
lsl r2, #2
|
|
||||||
add r2, sp
|
|
||||||
mov r3, sp
|
|
||||||
.LC15: cmp r2, r3
|
|
||||||
bls .LC14
|
|
||||||
sub r2, #4
|
|
||||||
ldr r4, [r2]
|
|
||||||
ldr r5, [r3]
|
|
||||||
str r5, [r2]
|
|
||||||
str r4, [r3]
|
|
||||||
add r3, #4
|
|
||||||
b .LC15
|
|
||||||
.LC14:
|
|
||||||
/* Ensure doubleword stack alignment. */
|
|
||||||
mov r4, sp
|
|
||||||
mov r5, #7
|
|
||||||
bic r4, r5
|
|
||||||
mov sp, r4
|
|
||||||
#else
|
|
||||||
add r2, sp, r0, LSL #2 /* End of args */
|
|
||||||
mov r3, sp /* Start of args */
|
|
||||||
.LC13: cmp r2, r3
|
|
||||||
ldrhi r4,[r2, #-4] /* Reverse ends of list */
|
|
||||||
ldrhi r5, [r3]
|
|
||||||
strhi r5, [r2, #-4]!
|
|
||||||
strhi r4, [r3], #4
|
|
||||||
bhi .LC13
|
|
||||||
/* Ensure doubleword stack alignment. */
|
|
||||||
bic sp, sp, #7
|
|
||||||
#endif
|
|
||||||
#endif
|
|
||||||
|
|
||||||
mov r0, #0
|
|
||||||
bl FUNCTION (boot_card)
|
|
||||||
|
|
||||||
#if defined(__thumb__) && !defined(__thumb2__)
|
|
||||||
/* Come out of Thumb mode. This code should be redundant. */
|
|
||||||
|
|
||||||
mov a4, pc
|
|
||||||
bx a4
|
|
||||||
|
|
||||||
.code 32
|
|
||||||
.global change_back
|
|
||||||
change_back:
|
|
||||||
/* Halt the execution. This code should never be executed. */
|
|
||||||
/* With no debug monitor, this probably aborts (eventually).
|
|
||||||
With a Demon debug monitor, this halts cleanly.
|
|
||||||
With an Angel debug monitor, this will report 'Unknown SWI'. */
|
|
||||||
swi SWI_Exit
|
|
||||||
#endif
|
|
||||||
|
|
||||||
/* For Thumb, constants must be after the code since only
|
|
||||||
positive offsets are supported for PC relative addresses. */
|
|
||||||
|
|
||||||
.align 0
|
|
||||||
.LC0:
|
|
||||||
#ifdef ARM_RDI_MONITOR
|
|
||||||
.word HeapBase
|
|
||||||
#else
|
|
||||||
#ifndef ARM_RDP_MONITOR
|
|
||||||
/* Changes by toralf: Provide alternative "stack" variable whose value
|
|
||||||
may be defined externally; .Lstack will be used instead of .LC0 if
|
|
||||||
it points to a non-0 value. Also set up references to "hooks" that
|
|
||||||
may be used by the application to provide additional init code. */
|
|
||||||
|
|
||||||
#ifdef __pe__
|
|
||||||
.word 0x800000
|
|
||||||
#else
|
|
||||||
.word 0x80000 /* Top of RAM on the PIE board. */
|
|
||||||
#endif
|
|
||||||
.Lstack:
|
|
||||||
.word __stack
|
|
||||||
.Lhwinit:
|
|
||||||
.word FUNCTION (hardware_init_hook)
|
|
||||||
.Lswinit:
|
|
||||||
.word FUNCTION (software_init_hook)
|
|
||||||
|
|
||||||
/* Set up defaults for the above variables in the form of weak symbols
|
|
||||||
- so that application will link correctly, and get value 0 in
|
|
||||||
runtime (meaning "ignore setting") for the variables, when the user
|
|
||||||
does not provide the symbols. (The linker uses a weak symbol if,
|
|
||||||
and only if, a normal version of the same symbol isn't provided
|
|
||||||
e.g. by a linker script or another object file.) */
|
|
||||||
|
|
||||||
.weak __stack
|
|
||||||
.weak FUNCTION (hardware_init_hook)
|
|
||||||
.weak FUNCTION (software_init_hook)
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#endif
|
|
||||||
#if defined(__ELF__) && !defined(__USING_SJLJ_EXCEPTIONS__)
|
|
||||||
/* Protect against unhandled exceptions. */
|
|
||||||
.cantunwind
|
|
||||||
.fnend
|
|
||||||
#endif
|
|
||||||
.LC1:
|
|
||||||
.word bsp_section_bss_begin
|
|
||||||
.LC2:
|
|
||||||
.word bsp_section_bss_end
|
|
||||||
#ifdef __USES_INITFINI__
|
|
||||||
.Lfini:
|
|
||||||
.word FUNCTION(_fini)
|
|
||||||
#endif
|
|
||||||
#ifdef ARM_RDI_MONITOR
|
|
||||||
.LC30:
|
|
||||||
.word CommandLine
|
|
||||||
.word 255
|
|
||||||
|
|
||||||
/* Workspace for Angel calls. */
|
|
||||||
.data
|
|
||||||
/* Data returned by monitor SWI. */
|
|
||||||
.global __stack_base__
|
|
||||||
HeapBase: .word 0
|
|
||||||
HeapLimit: .word 0
|
|
||||||
__stack_base__: .word 0
|
|
||||||
StackLimit: .word 0
|
|
||||||
CommandLine: .space 256,0 /* Maximum length of 255 chars handled. */
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifdef __pe__
|
|
||||||
.section .idata$3
|
|
||||||
.long 0,0,0,0,0,0,0,0
|
|
||||||
#endif
|
|
||||||
Reference in New Issue
Block a user