RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

Combination of coverhd.h cleanup and MVME23xx/MCP750 patch from Eric Valette

Browse Source 
<valette@crf.canon.fr> and Jay Kulpinski <jskulpin@eng01.gdds.com>.
This commit is contained in:
Joel Sherrill
2000-01-03 14:06:42 +00:00
parent d5c4681e57
commit 95273a610f
9 changed files with 216 additions and 32 deletions
Download Patch File Download Diff File Expand all files Collapse all files

34
c/src/lib/libcpu/powerpc/shared/cpu.h
View File

@@ -191,6 +191,40 @@ extern ppc_cpu_id_t get_ppc_cpu_type();
extern ppc_cpu_id_t current_ppc_cpu;
extern ppc_cpu_revision_t get_ppc_cpu_revision();
extern ppc_cpu_revision_t current_ppc_revision;
/*
* Routines to access the time base register
*/
static inline unsigned long long PPC_Get_timebase_register( void )
{
unsigned long tbr_low;
unsigned long tbr_high;
unsigned long tbr_high_old;
unsigned long long tbr;
do {
asm volatile( "mftbu %0" : "=r" (tbr_high_old));
asm volatile( "mftb %0" : "=r" (tbr_low));
asm volatile( "mftbu %0" : "=r" (tbr_high));
} while ( tbr_high_old != tbr_high );
tbr = tbr_high;
tbr <<= 32;
tbr |= tbr_low;
return tbr;
}
static inline void PPC_Set_timebase_register (unsigned long long tbr)
{
unsigned long tbr_low;
unsigned long tbr_high;
tbr_low = (tbr & 0xffffffff) ;
tbr_high = (tbr >> 32) & 0xffffffff;
asm volatile( "mtspr 284, %0" : : "r" (tbr_low));
asm volatile( "mtspr 285, %0" : : "r" (tbr_high));
}
#endif
#define _CPU_MSR_GET( _msr_value ) \