RTOS/rtems
1
0
Fork 0
forked from Imagelibrary/rtems
Code Pull Requests Activity

2005-02-13 Ralf Corsepius <ralf.corsepius@rtems.org>

Browse Source 
* rtems/score/powerpc.h: Remove PPC_MSR_* defines.
This commit is contained in:
Ralf Corsepius
2005-02-13 07:42:56 +00:00
parent 5c4f1f1bd4
commit 94e2b11f8a
2 changed files with 4 additions and 52 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
cpukit/score/cpu/powerpc/ChangeLog
View File

@@ -1,3 +1,7 @@
2005-02-13 Ralf Corsepius <ralf.corsepius@rtems.org>
* rtems/score/powerpc.h: Remove PPC_MSR_* defines.
2005-02-13 Ralf Corsepius <ralf.corsepius@rtems.org> 2005-02-13 Ralf Corsepius <ralf.corsepius@rtems.org>
* rtems/old-exceptions/cpu.h: Add _PPC_MSR_DISABLE_MASK. * rtems/old-exceptions/cpu.h: Add _PPC_MSR_DISABLE_MASK.

52
cpukit/score/cpu/powerpc/rtems/score/powerpc.h
View File

@@ -223,11 +223,6 @@ extern "C" {
#define PPC_INTERRUPT_MAX 71 #define PPC_INTERRUPT_MAX 71
#define PPC_USE_MULTIPLE 1 #define PPC_USE_MULTIPLE 1
#define PPC_MSR_0 0x00009000
#define PPC_MSR_1 0x00001000
#define PPC_MSR_2 0x00001000
#define PPC_MSR_3 0x00000000
#elif defined(mpc821) #elif defined(mpc821)
/* /*
* Added by Andrew Bray <andy@chaos.org.uk> 6/April/1999 * Added by Andrew Bray <andy@chaos.org.uk> 6/April/1999
@@ -240,11 +235,6 @@ extern "C" {
#define PPC_CACHE_ALIGNMENT 16 #define PPC_CACHE_ALIGNMENT 16
#define PPC_INTERRUPT_MAX 71 #define PPC_INTERRUPT_MAX 71
#define PPC_MSR_0 0x00009000
#define PPC_MSR_1 0x00001000
#define PPC_MSR_2 0x00001000
#define PPC_MSR_3 0x00000000
#elif defined(mpc750) #elif defined(mpc750)
#define CPU_MODEL_NAME "PowerPC 750" #define CPU_MODEL_NAME "PowerPC 750"
@@ -676,48 +666,6 @@ extern "C" {
#define PPC_INTERRUPT_MAX ((PPC_IRQ_LAST) + 1) #define PPC_INTERRUPT_MAX ((PPC_IRQ_LAST) + 1)
#endif #endif
/*
* Machine Status Register (MSR) Constants Used by RTEMS
*/
/*
* Some PPC model manuals refer to the Exception Prefix (EP) bit as
* IP for no apparent reason.
*/
#define PPC_MSR_RI 0x000000002 /* bit 30 - recoverable exception */
#define PPC_MSR_DR 0x000000010 /* bit 27 - data address translation */
#define PPC_MSR_IR 0x000000020 /* bit 26 - instruction addr translation*/
#if (PPC_HAS_EXCEPTION_PREFIX)
#define PPC_MSR_EP 0x000000040 /* bit 25 - exception prefix */
#else
#define PPC_MSR_EP 0x000000000 /* bit 25 - exception prefix */
#endif
#if (PPC_HAS_FPU)
#define PPC_MSR_FP 0x000002000 /* bit 18 - floating point enable */
#else
#define PPC_MSR_FP 0x000000000 /* bit 18 - floating point enable */
#endif
#if (PPC_LOW_POWER_MODE == PPC_LOW_POWER_MODE_NONE)
#define PPC_MSR_POW 0x000000000 /* bit 13 - power management enable */
#else
#define PPC_MSR_POW 0x000040000 /* bit 13 - power management enable */
#endif
#define PPC_MSR_ME 0x000001000 /* bit 19 - machine check enable */
#define PPC_MSR_EE 0x000008000 /* bit 16 - external interrupt enable */
#if (PPC_HAS_RFCI)
#define PPC_MSR_CE 0x000020000 /* bit 14 - critical interrupt enable */
#else
#define PPC_MSR_CE 0x000000000 /* bit 14 - critical interrupt enable */
#endif
#define PPC_MSR_DISABLE_MASK (PPC_MSR_ME|PPC_MSR_EE|PPC_MSR_CE)
/* /*
* Initial value for the FPSCR register * Initial value for the FPSCR register
*/ */